{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T06:26:06Z","timestamp":1725431166059},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/isvdat.2015.7208085","type":"proceedings-article","created":{"date-parts":[[2015,8,20]],"date-time":"2015-08-20T21:53:11Z","timestamp":1440107591000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["An efficient approach for estimating the impact of SSO noise on LPDDR2 timing budget"],"prefix":"10.1109","author":[{"given":"Yagya D.","family":"Mishra","sequence":"first","affiliation":[]},{"given":"Mohammad S.","family":"Hashmi","sequence":"additional","affiliation":[]},{"given":"Akhilesh C.","family":"Mishra","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SaPIW.2012.6222922"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090846"},{"key":"ref6","first-page":"15","article-title":"Correolation between IBIS5.0 vs SPICE","author":"murata","year":"2013","journal-title":"Asian Summit"},{"key":"ref5","article-title":"Analysis of IBIS model performance in simulation of simultaneous switching noise","author":"ji","year":"2011","journal-title":"Microwave Conference Proceedings (APMC)"},{"key":"ref8","first-page":"10","article-title":"DDR3 SI\/PI Analysis Using IBIS5.0","author":"ohtani","year":"2011","journal-title":"Asian IBIS Summit"},{"year":"0","key":"ref7","article-title":"JEDEC Spec JESD209–2B LPDDR2"},{"year":"0","key":"ref2"},{"year":"0","key":"ref9","article-title":"Input Output Buffer Information Specification"},{"year":"0","key":"ref1"}],"event":{"name":"2015 19th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2015,6,26]]},"location":"Ahmedabad, India","end":{"date-parts":[[2015,6,29]]}},"container-title":["2015 19th International Symposium on VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7166536\/7208044\/07208085.pdf?arnumber=7208085","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T22:09:10Z","timestamp":1490393350000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7208085\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/isvdat.2015.7208085","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}