{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T08:27:25Z","timestamp":1730276845744,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/isvdat.2015.7208090","type":"proceedings-article","created":{"date-parts":[[2015,8,20]],"date-time":"2015-08-20T17:53:11Z","timestamp":1440093191000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["A secure architecture for the design for testability structures"],"prefix":"10.1109","author":[{"given":"Samta D.","family":"Talatule","sequence":"first","affiliation":[]},{"given":"Pravin","family":"Zode","sequence":"additional","affiliation":[]},{"given":"Pradnya","family":"Zode","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.906483"},{"key":"ref11","first-page":"321","article-title":"SS-KTC: A High-Testability Low-Overhead Scan Architecture with Multi-Level Security Integration","author":"chandran","year":"2007","journal-title":"Proc Of IEEE VLSI Test Symposium"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2006.7"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"ref4","first-page":"104","article-title":"Timing Attacks on Implementations of Diffie-Hellman, RSA, DSS and Other Systems","author":"kocher","year":"1996","journal-title":"Proc Annu Int Cryptology Conf Advances in Cryptology"},{"key":"ref3","first-page":"388","article-title":"Differential Power Analysis","author":"kocher","year":"1999","journal-title":"Proc Annu Int Cryptology Conf Advances in Cryptology"},{"key":"ref6","volume":"17","author":"bushnell","year":"2000","journal-title":"Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits"},{"key":"ref5","first-page":"37","article-title":"On the Importance of Checking Cryptographic Protocols for Faults","author":"boneh","year":"1997","journal-title":"Proceedings of the 19th International Conference on Theory and Application of Cryptographic Techniques (EUROCRYPT00)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2004.1319691"},{"key":"ref7","first-page":"60","article-title":"SSKTR: Secure and Testable Scan Design Through Test Key Randomization","author":"razzaq","year":"2011","journal-title":"Proc of Asian Test Symposium"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2014.2304492"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.54"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2007.70215"}],"event":{"name":"2015 19th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2015,6,26]]},"location":"Ahmedabad, India","end":{"date-parts":[[2015,6,29]]}},"container-title":["2015 19th International Symposium on VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7166536\/7208044\/07208090.pdf?arnumber=7208090","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T18:48:52Z","timestamp":1490381332000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7208090\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/isvdat.2015.7208090","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}