{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T05:39:44Z","timestamp":1725514784589},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/isvdat.2015.7208091","type":"proceedings-article","created":{"date-parts":[[2015,8,20]],"date-time":"2015-08-20T17:53:11Z","timestamp":1440093191000},"page":"1-2","source":"Crossref","is-referenced-by-count":0,"title":["Advanced UPF based voltage-aware verification for IOs"],"prefix":"10.1109","author":[{"given":"Ronak","family":"Patel","sequence":"first","affiliation":[]},{"given":"Amisha","family":"Naik","sequence":"additional","affiliation":[]},{"given":"Amit","family":"Singh","sequence":"additional","affiliation":[]},{"given":"Archana","family":"Arya","sequence":"additional","affiliation":[]},{"given":"Pulkit","family":"Bhatnagar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"'Low Power Verification Methodology Using UPF","author":"bembaron","year":"2009","journal-title":"DVCon US"},{"year":"0","key":"ref3"},{"year":"2014","key":"ref6","article-title":"Low Power Verification Tools Suite User Guide. Synopsys"},{"key":"ref5","article-title":"'New Challenges in Verification of Mixed-Signal IP and SoC Design","author":"lang","year":"2012","journal-title":"DVCon United States"},{"article-title":"'Advanced Low power verification using voltage-aware models'","year":"0","author":"jain","key":"ref8"},{"key":"ref7","article-title":"'Real Voltage Modeling through Assertions'","author":"singh","year":"2012","journal-title":"SNUG"},{"key":"ref2","article-title":"'Power Aware Models: Overcoming barriers in Power Aware Simulation","author":"jain","year":"2014","journal-title":"DVCon Europe"},{"year":"2006","key":"ref9"},{"year":"2013","key":"ref1"}],"event":{"name":"2015 19th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2015,6,26]]},"location":"Ahmedabad, India","end":{"date-parts":[[2015,6,29]]}},"container-title":["2015 19th International Symposium on VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7166536\/7208044\/07208091.pdf?arnumber=7208091","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T17:58:40Z","timestamp":1490378320000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7208091\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/isvdat.2015.7208091","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}