{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T17:01:56Z","timestamp":1774717316982,"version":"3.50.1"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/isvdat.2015.7208096","type":"proceedings-article","created":{"date-parts":[[2015,8,20]],"date-time":"2015-08-20T21:53:11Z","timestamp":1440107591000},"page":"1-5","source":"Crossref","is-referenced-by-count":4,"title":["Methodology for optimizing ESD protection for high speed LVDS based I\/Os"],"prefix":"10.1109","author":[{"given":"Vishnuram","family":"Abhinav","sequence":"first","affiliation":[]},{"given":"Amitabh","family":"Chatterjee","sequence":"additional","affiliation":[]},{"given":"Dheeraj Kumar","family":"Sinha","sequence":"additional","affiliation":[]},{"given":"Rajan","family":"Singh","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405701"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2002.1012860"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2002.803627"},{"key":"ref6","first-page":"i","year":"1996"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1088\/1674-4926\/30\/8\/084007"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2009.5351636"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2010788"},{"key":"ref7","year":"1996","journal-title":"Electrical Characteristics of Low Voltage Differential Signaling (LVDS) Interface Cir cuits"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2005.850652"},{"key":"ref9","author":"johnson","year":"1993","journal-title":"High-Speed Digital Design A Handbook of Black Magic"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/55.852960"}],"event":{"name":"2015 19th International Symposium on VLSI Design and Test (VDAT)","location":"Ahmedabad, India","start":{"date-parts":[[2015,6,26]]},"end":{"date-parts":[[2015,6,29]]}},"container-title":["2015 19th International Symposium on VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7166536\/7208044\/07208096.pdf?arnumber=7208096","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T21:54:43Z","timestamp":1490392483000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7208096\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/isvdat.2015.7208096","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}