{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T07:03:39Z","timestamp":1751094219486,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/isvdat.2015.7208099","type":"proceedings-article","created":{"date-parts":[[2015,8,20]],"date-time":"2015-08-20T21:53:11Z","timestamp":1440107591000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["A Hamming code based technique to resolve the bit flip impact on compressed VLSI test data in IP core based SoC"],"prefix":"10.1109","author":[{"given":"Harikrishna","family":"Parmar","sequence":"first","affiliation":[]},{"given":"Usha","family":"Mehta","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"857","article-title":"Robust one-bit Bayesian compressed sensing with sign-flip errors","volume":"22","author":"gao","year":"2014","journal-title":"IEEE Signal Processing Letters"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICEAA.2007.4387276"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISWPC.2007.342654"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.2008.4594997"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2004.839110"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.2012.6284051"},{"key":"ref7","first-page":"1283","article-title":"On Error Correction Capability of Bit-Flipping Algorithm for LDPC Codes","author":"chen","year":"2011","journal-title":"IEEE International Symposium on Information Theory Proceedings (ISIT)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISDRS.2005.1595948"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.142"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2001.937838"}],"event":{"name":"2015 19th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2015,6,26]]},"location":"Ahmedabad, India","end":{"date-parts":[[2015,6,29]]}},"container-title":["2015 19th International Symposium on VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7166536\/7208044\/07208099.pdf?arnumber=7208099","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T22:26:09Z","timestamp":1490394369000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7208099\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/isvdat.2015.7208099","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}