{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T08:27:29Z","timestamp":1730276849514,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/isvdat.2015.7208100","type":"proceedings-article","created":{"date-parts":[[2015,8,20]],"date-time":"2015-08-20T21:53:11Z","timestamp":1440107591000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["A fault tolerant test hardware for L1 cache module in tile CMPs architecture"],"prefix":"10.1109","author":[{"given":"Mousumi","family":"Saha","sequence":"first","affiliation":[]},{"given":"Navneet Kumar","family":"Gautam","sequence":"additional","affiliation":[]},{"given":"Biplab K","family":"Sikdar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CMPEUR.1988.4952"},{"journal-title":"Testing Semiconductor Memories Theory and Practice","year":"1991","key":"ref3"},{"journal-title":"Cellular Automata and Complexity - Collected Papers","year":"1994","author":"wolfram","key":"ref6"},{"key":"ref5","article-title":"An Efficient Method for Testing of L1 Cache Module in Tiled CMPs Architecture at Low Cost","author":"saha","year":"2015","journal-title":"VLSI-SATA"},{"journal-title":"AMD Multi-core","year":"2006","key":"ref8"},{"key":"ref7","volume":"1","author":"pal","year":"1997","journal-title":"Additive cellular automata - theory and applications"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2191000"},{"journal-title":"Multi-core from Intel","year":"2006","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1095408.1095418"}],"event":{"name":"2015 19th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2015,6,26]]},"location":"Ahmedabad, India","end":{"date-parts":[[2015,6,29]]}},"container-title":["2015 19th International Symposium on VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7166536\/7208044\/07208100.pdf?arnumber=7208100","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T22:32:11Z","timestamp":1490394731000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7208100\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/isvdat.2015.7208100","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}