{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T08:27:29Z","timestamp":1730276849928,"version":"3.28.0"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/isvdat.2015.7208101","type":"proceedings-article","created":{"date-parts":[[2015,8,20]],"date-time":"2015-08-20T17:53:11Z","timestamp":1440093191000},"page":"1-2","source":"Crossref","is-referenced-by-count":0,"title":["Parallel two step random walk algorithm to analyze VLSI power grid networks"],"prefix":"10.1109","author":[{"given":"Satyabrata","family":"Dash","sequence":"first","affiliation":[]},{"given":"Vivek","family":"Bangera","sequence":"additional","affiliation":[]},{"given":"Vinay B. Y.","family":"Kumar","sequence":"additional","affiliation":[]},{"given":"Gaurav","family":"Trivedi","sequence":"additional","affiliation":[]},{"given":"Sachin B.","family":"Patkar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"3265","article-title":"Partial random walks for transient analysis of large power distribution networks","volume":"e87 a","author":"weikun","year":"2004","journal-title":"IE-ICE TRANSACTIONS on Fundamentals of Electronics Communications and Computer Sciences"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.850863"},{"key":"ref6","first-page":"905","article-title":"A hybrid linear equation solver and its application in quadratic placement","author":"qian","year":"2005","journal-title":"I EEE\/ACM International Conference on Computer-Aided Design"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/RADIOELEK.2015.7129061"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2483028.2483069"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.802271"}],"event":{"name":"2015 19th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2015,6,26]]},"location":"Ahmedabad, India","end":{"date-parts":[[2015,6,29]]}},"container-title":["2015 19th International Symposium on VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7166536\/7208044\/07208101.pdf?arnumber=7208101","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T17:46:20Z","timestamp":1490377580000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7208101\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isvdat.2015.7208101","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}