{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T15:33:38Z","timestamp":1729611218139,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/isvdat.2015.7208102","type":"proceedings-article","created":{"date-parts":[[2015,8,20]],"date-time":"2015-08-20T17:53:11Z","timestamp":1440093191000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["A novel VLSI design of DCTQ processor for FPGA implementation"],"prefix":"10.1109","author":[{"given":"Yogesh M.","family":"Jain","sequence":"first","affiliation":[]},{"given":"Aviraj R.","family":"Jadhav","sequence":"additional","affiliation":[]},{"given":"Harish V.","family":"Dixit","sequence":"additional","affiliation":[]},{"given":"Akshay S.","family":"Hindole","sequence":"additional","affiliation":[]},{"given":"Jithin R.","family":"Vadakoott","sequence":"additional","affiliation":[]},{"given":"Devendra S.","family":"Bilaye","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/VLSISOC.2010.5642678"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/ISIE.2008.4677274"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/ISCAS.1999.778863"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/76.473561"},{"key":"ref11","first-page":"1761","article-title":"Multiplication algorithms for vlsi-a review","volume":"4","author":"kasat","year":"2012","journal-title":"International Journal on Computer Science and Engineering (IJCSE)"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/ISCAS.2011.5937796"},{"key":"ref8","first-page":"365","article-title":"Fast RNS-Based 2D-DCT Computation on Field-Programmable Devices","author":"fernandez","year":"2004","journal-title":"IEEE Workshop on Signal Processing Systems"},{"key":"ref7","first-page":"867","article-title":"A High Throughput 2-Dimensional DCT\/IDCT Architecture for Real-Time and Video System","volume":"2","author":"chiang","year":"2004","journal-title":"IEEE Int Conf Electronics Circuits Systems"},{"key":"ref2","first-page":"1486","article-title":"A Low Power High Performance Distributed DCT Architecture","author":"ahmed","year":"2002","journal-title":"Proc of IEEE Computer Society Annual Symposium on VLSI (ISVLSI)"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/WOCN.2013.6616258"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"985","DOI":"10.1109\/12.954513","article-title":"DCT Implementation with distributed arithmetic","volume":"50","author":"yu","year":"2001","journal-title":"Computers IEEE Transactions on"}],"event":{"name":"2015 19th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2015,6,26]]},"location":"Ahmedabad, India","end":{"date-parts":[[2015,6,29]]}},"container-title":["2015 19th International Symposium on VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7166536\/7208044\/07208102.pdf?arnumber=7208102","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T14:01:44Z","timestamp":1498226504000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7208102\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/isvdat.2015.7208102","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}