{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T20:42:59Z","timestamp":1729629779984,"version":"3.28.0"},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/isvdat.2015.7208123","type":"proceedings-article","created":{"date-parts":[[2015,8,20]],"date-time":"2015-08-20T21:53:11Z","timestamp":1440107591000},"page":"1-2","source":"Crossref","is-referenced-by-count":2,"title":["Side channel attack resistant architecture for elliptic curve cryptography"],"prefix":"10.1109","author":[{"given":"Pravin","family":"Zode","sequence":"first","affiliation":[]},{"given":"Raghavendra B.","family":"Deshmukh","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-28368-0_18"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2231707"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-23951-9_10"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2008.21"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"131","DOI":"10.1007\/3-540-44598-6_8","article-title":"Differential Fault Attacks on Elliptic Curve Cryptosystems","volume":"1880","author":"biehl","year":"2000","journal-title":"Crypto'2000 LNCS"},{"key":"ref2","doi-asserted-by":"crossref","DOI":"10.1109\/TCSI.2010.2103190","article-title":"Petrel: Power ant Timing Attack Resistant Elliptic Curve Scalar Multiplier Based on Programmable GF(p) Arithmetic Unit","volume":"58","author":"ghosh","year":"2011","journal-title":"IEEE Transactions on Circuits and Systems -I Regular Papers"},{"key":"ref1","article-title":"Power Attack Resistant Cryptosystem Design: A Dynamic Voltage and Frequency Switching Approach","author":"yang","year":"0","journal-title":"Proc Conf Design Automation and Test in Europe (DATE"}],"event":{"name":"2015 19th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2015,6,26]]},"location":"Ahmedabad, India","end":{"date-parts":[[2015,6,29]]}},"container-title":["2015 19th International Symposium on VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7166536\/7208044\/07208123.pdf?arnumber=7208123","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,29]],"date-time":"2019-08-29T17:03:45Z","timestamp":1567098225000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7208123\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/isvdat.2015.7208123","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}