{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,23]],"date-time":"2026-01-23T09:38:14Z","timestamp":1769161094333,"version":"3.49.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/isvdat.2015.7208125","type":"proceedings-article","created":{"date-parts":[[2015,8,20]],"date-time":"2015-08-20T17:53:11Z","timestamp":1440093191000},"page":"1-4","source":"Crossref","is-referenced-by-count":3,"title":["Low power and hardware cost STUMPS BIST"],"prefix":"10.1109","author":[{"given":"N Ravi","family":"Kiran","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G","family":"Harish","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A","family":"Karthik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Siva","family":"Yellampalli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"200","article-title":"Self-testing of multi-chip logic modules","author":"bardell","year":"1982","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref3","article-title":"Improve logic test with a hybrid ATPG\/BIST solution","author":"neerkundar","year":"2013","journal-title":"Mentor Graphics"},{"key":"ref10","article-title":"Low hardware cost STUMPS BIST","author":"ravi","year":"0","journal-title":"IEEE International conference on circuits communication control and computing I4C-2014"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICECCE.2014.7086631"},{"key":"ref5","article-title":"Comparative analysis of BIST architectures","author":"nayana","year":"0","journal-title":"Proc 2nd International Conference on Advanced Trends in VLSI and Signal Processing-2014 KSIT"},{"key":"ref8","first-page":"64","article-title":"Comparative analysis of different compaction techniques in BIST","author":"ravi","year":"2014","journal-title":"Proceedings IEEE National Conference on Electrical and Electronics engg NCEE-2014 HKBK College of Engg"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.105"},{"key":"ref2","article-title":"International Technology Road map for Semiconductors, process integration, devices and structures","year":"2013"},{"key":"ref9","first-page":"313","article-title":"A Designer's Guide to Built -In Self-Test","author":"stroud","year":"2002"},{"key":"ref1","article-title":"cramming more components onto integrated circuits","volume":"38","author":"moore","year":"1965","journal-title":"Electronics"}],"event":{"name":"2015 19th International Symposium on VLSI Design and Test (VDAT)","location":"Ahmedabad, India","start":{"date-parts":[[2015,6,26]]},"end":{"date-parts":[[2015,6,29]]}},"container-title":["2015 19th International Symposium on VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7166536\/7208044\/07208125.pdf?arnumber=7208125","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T18:37:57Z","timestamp":1490380677000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7208125\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/isvdat.2015.7208125","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}