{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,20]],"date-time":"2026-03-20T17:37:32Z","timestamp":1774028252053,"version":"3.50.1"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/isvdat.2015.7208126","type":"proceedings-article","created":{"date-parts":[[2015,8,20]],"date-time":"2015-08-20T17:53:11Z","timestamp":1440093191000},"page":"1-5","source":"Crossref","is-referenced-by-count":2,"title":["Modified low power scan based technique"],"prefix":"10.1109","author":[{"given":"M R","family":"Gowthami","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Harish","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B V Bhargav","family":"Ram","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Siva","family":"Yellampalli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"379","article-title":"Segmented Scan Architecture Using Segment Grouping for Test Cost Reduction","author":"yang","year":"2008","journal-title":"Proc IEEE Int SoC Design Conf"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766696"},{"key":"ref12","first-page":"253","article-title":"A gated clock scheme for low power scan testing of logic ICs or embedded cores","author":"bonhomme","year":"2001","journal-title":"10th Asian Test Symposium (ATS'2001)"},{"key":"ref13","article-title":"Comparative analysis of BIST architectures","author":"nayana","year":"0","journal-title":"Proc nd International Conference on Advanced Trends in VLSI and Signal Processing-2014 KSIT"},{"key":"ref14","first-page":"200","article-title":"Self-testing of multi-chip logic modules","author":"bardell","year":"1982","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref15","first-page":"64","article-title":"Comparative analysis of different compaction techniques in BIST","author":"ravi","year":"2014","journal-title":"proceedings IEEE national conference on electrical and electronics engg NCEE-2014"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966672"},{"key":"ref4","article-title":"Improve logic test with a hybrid ATPG\/BIST solution","author":"neerkundar","year":"0","journal-title":"White Paper"},{"key":"ref3","first-page":"313","article-title":"A Designer's Guide to Built -In Self-Test","author":"stroud","year":"0"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-0928-2"},{"key":"ref5","article-title":"Power-constrained testing of VLSI circuits","author":"nicolici","year":"2004"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855927"},{"key":"ref7","article-title":"Comparative Analysis of Different LFSR Architectures","author":"patil","year":"2014","journal-title":"Proc 2nd International Conf on Advanced Trends in VLSI and Signal Processing"},{"key":"ref2","article-title":"International Technology Road map for Semiconductors, process integration, devices and structures","year":"2013"},{"key":"ref1","article-title":"cramming more components onto integrated circuits","volume":"38","author":"moore","year":"1965","journal-title":"Electronics"},{"key":"ref9","doi-asserted-by":"crossref","DOI":"10.1109\/OLT.2004.1319684","article-title":"A Technique to Reduce Power and Test Application Time in BIST Segmented Scan Architecture Using Segment Grouping for Test Cost Reduction","author":"ghosh","year":"2004","journal-title":"Proc IEEE Int Online Testing Symposium"}],"event":{"name":"2015 19th International Symposium on VLSI Design and Test (VDAT)","location":"Ahmedabad, India","start":{"date-parts":[[2015,6,26]]},"end":{"date-parts":[[2015,6,29]]}},"container-title":["2015 19th International Symposium on VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7166536\/7208044\/07208126.pdf?arnumber=7208126","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T14:01:44Z","timestamp":1498226504000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7208126\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/isvdat.2015.7208126","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}