{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T14:11:06Z","timestamp":1725459066717},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/isvdat.2015.7208131","type":"proceedings-article","created":{"date-parts":[[2015,8,20]],"date-time":"2015-08-20T17:53:11Z","timestamp":1440093191000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["A new row decoding architecture for fast wordline charging in NOR type Flash memories"],"prefix":"10.1109","author":[{"given":"Rohan","family":"Sinha","sequence":"first","affiliation":[]},{"given":"Bhawana Singh","family":"Nirwan","sequence":"additional","affiliation":[]},{"given":"M. S.","family":"Hashmi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.604078"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.896229"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/16.370023"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/5.622505"},{"key":"ref8","first-page":"601","article-title":"'A novel high-speed and low-power negative voltage level shifter for low voltage applications'","author":"peijun","year":"2010","journal-title":"International Symposium on Circuits and Systems"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.811706"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.280695"},{"journal-title":"Application Note Advanced Mirco Devices","article-title":"5.0 V-only Flash Memory Negative Gate Erase Technology","year":"1992","key":"ref9"},{"article-title":"'VLSI Design of Non-Volatile Memories'","year":"2005","author":"campardo","key":"ref1"}],"event":{"name":"2015 19th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2015,6,26]]},"location":"Ahmedabad, India","end":{"date-parts":[[2015,6,29]]}},"container-title":["2015 19th International Symposium on VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7166536\/7208044\/07208131.pdf?arnumber=7208131","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T17:46:15Z","timestamp":1490377575000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7208131\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/isvdat.2015.7208131","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}