{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,3]],"date-time":"2025-12-03T17:42:57Z","timestamp":1764783777025},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/isvdat.2015.7208133","type":"proceedings-article","created":{"date-parts":[[2015,8,20]],"date-time":"2015-08-20T21:53:11Z","timestamp":1440107591000},"page":"1-2","source":"Crossref","is-referenced-by-count":6,"title":["Analysis and design guidelines for customized logic families in CMOS"],"prefix":"10.1109","author":[{"given":"Namrata","family":"Singh","sequence":"first","affiliation":[]},{"given":"Sujay","family":"Deb","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.509871"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1984.1156629"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-2325-3"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.910495"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1982.1051786"},{"key":"ref7","article-title":"MOS current mode logic MCML circuit for low-power GHz processors","author":"yamashina","year":"1995","journal-title":"NEC Res Develop"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"307","DOI":"10.1145\/263272.263362","article-title":"Hybrid dual-threshold design techniques for high-performance processors with low-power features","author":"ko","year":"1997","journal-title":"Proceedings of 1997 International Symposium on Low Power Electronics and Design LPE"},{"journal-title":"The Design and Analysis of VLSI Circuits","year":"1985","author":"dobberpuhl","key":"ref1"}],"event":{"name":"2015 19th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2015,6,26]]},"location":"Ahmedabad, India","end":{"date-parts":[[2015,6,29]]}},"container-title":["2015 19th International Symposium on VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7166536\/7208044\/07208133.pdf?arnumber=7208133","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T18:01:43Z","timestamp":1498240903000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7208133\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/isvdat.2015.7208133","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}