{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T08:27:34Z","timestamp":1730276854995,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/isvdat.2015.7208136","type":"proceedings-article","created":{"date-parts":[[2015,8,20]],"date-time":"2015-08-20T17:53:11Z","timestamp":1440093191000},"page":"1-2","source":"Crossref","is-referenced-by-count":3,"title":["Analysis & characterization of dual tail current based dynamic latch comparator with modified SR latch using 90nm technology"],"prefix":"10.1109","author":[{"given":"Vijay","family":"Savani","sequence":"first","affiliation":[]},{"given":"N. M.","family":"Devashrayee","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2011.6026511"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSSE.2010.5607121"},{"key":"ref10","first-page":"20","article-title":"Performance Analysis and Characterization of Shared Charge and Clocked-Latch based Comparator using 90-nm Technology in Journal of VLSI Design Tools and Technology","volume":"4","author":"savani","year":"2014","journal-title":"Journal of VLSI Design Tools and Technology"},{"key":"ref6","first-page":"6134","article-title":"A 0.35m CMOS Comparator Circuit for High-Speed ADC Applications","author":"sheikaei","year":"2007"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.845191"},{"key":"ref5","first-page":"28","article-title":"A High Speed High Resolution Latch comparator for pipeline ADC","author":"wang","year":"2007"},{"key":"ref8","article-title":"A DoubleTail Latch-Type Voltage Sense Amplifier with 18ps Setup+Hold Time","author":"schinkel","year":"2007","journal-title":"Dig Tech Papers IEEE Intl Solid-State Cir Conf"},{"key":"ref7","first-page":"2737","article-title":"A Dynamic Latched Comparator for Low Supply Voltages Down to 0.45 V in 65nm CMOS","author":"lin","year":"2007"},{"key":"ref2","article-title":"CMOS Circuit Design, Layout & Simulation","author":"jacob baker","year":"2005","journal-title":"IEEE Press Series on Microelectronic Systems"},{"key":"ref9","first-page":"16","article-title":"Design and Analysis of Source Current Effect on Preamplifier-Positive Feedback-based CMOS Comparator Using 90nm Technology","volume":"3","author":"savani","year":"2013","journal-title":"Journal of VLSI Design Tools and Technology"},{"article-title":"CMOS Analog Circuit Design","year":"2000","author":"allen","key":"ref1"}],"event":{"name":"2015 19th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2015,6,26]]},"location":"Ahmedabad, India","end":{"date-parts":[[2015,6,29]]}},"container-title":["2015 19th International Symposium on VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7166536\/7208044\/07208136.pdf?arnumber=7208136","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T18:43:42Z","timestamp":1490381022000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7208136\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/isvdat.2015.7208136","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}