{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T08:24:40Z","timestamp":1725783880843},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/isvdat.2015.7208142","type":"proceedings-article","created":{"date-parts":[[2015,8,20]],"date-time":"2015-08-20T21:53:11Z","timestamp":1440107591000},"page":"1-6","source":"Crossref","is-referenced-by-count":4,"title":["Multi terminal net routing for island style FPGAs using nearly-2-SAT computation"],"prefix":"10.1109","author":[{"given":"Shyamapada","family":"Mukherjee","sequence":"first","affiliation":[]},{"given":"Suchismita","family":"Roy","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"article-title":"A tutorial on fpga routing","year":"2006","author":"gomez-prado","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1989.76956"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/92.678873"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.1"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296450"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1027084.1027090"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403682"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.837999"},{"year":"2000","key":"ref18","article-title":"Fpga detailed routing challange"},{"year":"2008","key":"ref19","article-title":"Xilinx fpga product"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1007\/3-540-63465-7_226","article-title":"Vpr: A new packing and placement and routing tool for fpga research","author":"betz","year":"1997","journal-title":"Proceeding of 7th Annual Workshop Field Programmable Logic and Applications"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/201310.201328"},{"key":"ref6","first-page":"243","article-title":"Gambit: A tool for the simultaneous placement and detailed routing of gate arrays","author":"karro","year":"2002","journal-title":"Proceeding of FPL 2001 LNCS 2147"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855945"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2003.1240918"},{"key":"ref7","first-page":"215","article-title":"A detailed router for allocating wire segments in fpgas","author":"lemiux","year":"1993","journal-title":"Proceeding of International on Physical Design WorkShop"},{"year":"2008","key":"ref2","article-title":"Sat solver zchaff"},{"year":"0","key":"ref1","article-title":"Sat solver"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/988952.989003"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IAdCC.2013.6514241"}],"event":{"name":"2015 19th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2015,6,26]]},"location":"Ahmedabad, India","end":{"date-parts":[[2015,6,29]]}},"container-title":["2015 19th International Symposium on VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7166536\/7208044\/07208142.pdf?arnumber=7208142","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T18:01:45Z","timestamp":1498240905000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7208142\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/isvdat.2015.7208142","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}