{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,3]],"date-time":"2026-03-03T16:30:41Z","timestamp":1772555441607,"version":"3.50.1"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/isvdat.2015.7208143","type":"proceedings-article","created":{"date-parts":[[2015,8,20]],"date-time":"2015-08-20T17:53:11Z","timestamp":1440093191000},"page":"1-4","source":"Crossref","is-referenced-by-count":16,"title":["Implementation of a high speed multiplier for high-performance and low power applications"],"prefix":"10.1109","author":[{"given":"G Ganesh","family":"Kumar","sequence":"first","affiliation":[]},{"given":"Subhendu K","family":"Sahoo","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2007.4529635"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SOCDC.2008.4815685"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ACTEA.2009.5227842"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CICN.2011.167"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICDCSyst.2012.6188747"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/RAECS.2014.6799502"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/iMac4s.2013.6526456"},{"key":"ref17","volume":"10","author":"tirtha","year":"1992","journal-title":"Vedic Mathematics"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.149426"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"121","DOI":"10.1007\/BF00927839","article-title":"Carry-save architectures for high-speed digital signal processing","volume":"3","author":"noll","year":"1991","journal-title":"Journal of VLSI Signal Processing Systems for Signal Image and Video Technology"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1093\/qjmam\/4.2.236"},{"key":"ref5","article-title":"High speed digital parallel multiplier","author":"goto","year":"1995"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/92.238424"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/ip-g-1.1988.0019"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1049\/el:19690201"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.1996.594049"},{"key":"ref9","first-page":"72","article-title":"Design and Analysis of a VLSI Based High Performance Low Power Parallel Square Architecture","author":"thapliyal","year":"2005","journal-title":"AMCS"}],"event":{"name":"2015 19th International Symposium on VLSI Design and Test (VDAT)","location":"Ahmedabad, India","start":{"date-parts":[[2015,6,26]]},"end":{"date-parts":[[2015,6,29]]}},"container-title":["2015 19th International Symposium on VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7166536\/7208044\/07208143.pdf?arnumber=7208143","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T14:01:44Z","timestamp":1498226504000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7208143\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/isvdat.2015.7208143","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}