{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T08:56:38Z","timestamp":1725612998085},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/isvdat.2015.7208147","type":"proceedings-article","created":{"date-parts":[[2015,8,20]],"date-time":"2015-08-20T17:53:11Z","timestamp":1440093191000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["A constructive heuristic for application mapping onto an express channel based Network-on-Chip"],"prefix":"10.1109","author":[{"given":"Sandeep","family":"D'souza","sequence":"first","affiliation":[]},{"given":"J.","family":"Soumya","sequence":"additional","affiliation":[]},{"given":"Santanu","family":"Chattopadhyay","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1016\/j.sysarc.2012.10.004"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1145\/1391469.1391664"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/HSC.1998.666245"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/ISPASS.2013.6557149"},{"year":"2007","journal-title":"International Technology Roadmap for Semiconductors","key":"ref14"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/DATE.2007.364440","article-title":"Analytical Router Modeling for Network-on-Chip Performance Modeling","author":"ogras","year":"2007","journal-title":"Design Automation and Test in Europe Conference and Exhibition (DATE)"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/DATE.2009.5090700"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/ASPDAC.2008.4483955"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"187","DOI":"10.1145\/1183401.1183430","article-title":"Design tradeoffs for tiled CMP on-chip networks","author":"balfour","year":"2006","journal-title":"Proceedings of the 20th annual international conference on Supercomputing"},{"key":"ref3","first-page":"1","article-title":"Application mapping for express ch annel-based networks-on-chip","author":"zhu","year":"2014","journal-title":"Design Automation and Test in Europe Conference and Exhibition (DATE)"},{"year":"1992","author":"leighton","article-title":"Introduction to Parallel Algorithms and Architectures: Arrays-Trees-Hypercubes","key":"ref6"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/IWSOC.2003.1213053"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/L-CA.2007.10"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/HPCA.2009.4798251"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/JSSC.2007.910957"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/MM.2007.4378780"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1145\/1250662.1250681"}],"event":{"name":"2015 19th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2015,6,26]]},"location":"Ahmedabad, India","end":{"date-parts":[[2015,6,29]]}},"container-title":["2015 19th International Symposium on VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7166536\/7208044\/07208147.pdf?arnumber=7208147","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T14:01:44Z","timestamp":1498226504000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7208147\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/isvdat.2015.7208147","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}