{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T19:06:36Z","timestamp":1725476796161},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/isvdat.2015.7208148","type":"proceedings-article","created":{"date-parts":[[2015,8,20]],"date-time":"2015-08-20T21:53:11Z","timestamp":1440107591000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Particle swarm optimization approach for low temperature BIST"],"prefix":"10.1109","author":[{"given":"Arpita","family":"Dutta","sequence":"first","affiliation":[]},{"given":"Santanu","family":"Chattopadhyay","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref30","DOI":"10.1109\/VTEST.1999.766696"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/ETS.2011.45"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/ATS.2013.15"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1016\/S0026-2692(03)00206-4"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/ICNN.1995.488968"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/TEST.1999.805616"},{"key":"ref15","first-page":"49","article-title":"Low Power Serial Built-In Self-Test","author":"hertwig","year":"1998","journal-title":"Proc Of European Test Workshop"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/TVLSI.2004.842885"},{"key":"ref17","first-page":"133","article-title":"Power reduction in test-per-scan BIST","author":"zhang","year":"2000","journal-title":"Proc OLTW"},{"key":"ref18","article-title":"BIST power reduction using scan-chain disable in the Cellprocessor","author":"zoellin","year":"2006","journal-title":"Proc ITC paper 32 3"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1023\/A:1027470721780"},{"doi-asserted-by":"publisher","key":"ref28","DOI":"10.1109\/ATS.2010.67"},{"key":"ref4","first-page":"52","article-title":"PEAKASO: Peak-temperature aware scan-vector optimization","author":"cho","year":"2006","journal-title":"Proceedings 24th IEEE VLSI Test Symp"},{"doi-asserted-by":"publisher","key":"ref27","DOI":"10.1109\/TCAD.2005.855927"},{"year":"1987","author":"bardell","article-title":"Built-In Test for VLSI: Pseudorandom Techniques","key":"ref3"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/ATS.2007.53"},{"doi-asserted-by":"publisher","key":"ref29","DOI":"10.1109\/ISCAS.1999.777817"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/TCAD.2006.873898"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/VTS.2010.5469578"},{"key":"ref7","first-page":"1","article-title":"A heuristic for thermal-safe SOC test scheduling","author":"he","year":"2007","journal-title":"Proc IEEE Int'l Test Conf"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/ETS.2007.22"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/DFTVS.2005.66"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1007\/978-1-4419-0928-2"},{"key":"ref20","first-page":"23","article-title":"A Modified Clock Scheme for a Low Power BIST Pattern Generation","author":"girard","year":"2000","journal-title":"VLSI Test Symp"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1109\/ATS.2010.69"},{"key":"ref21","first-page":"848","article-title":"DS-LFSR: A New BIST TPG for Low Heat Dissipation","author":"wang","year":"1997","journal-title":"Int Test Conf"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.1109\/TC.2007.70794"},{"key":"ref23","first-page":"416","article-title":"POWERTEST: A Tool for Energy Conscious Weighted Random Pattern Testing","author":"zhang","year":"1999","journal-title":"Int Test Conf"},{"doi-asserted-by":"publisher","key":"ref26","DOI":"10.1109\/TVLSI.2007.899234"},{"key":"ref25","first-page":"230","article-title":"A New Low Power Test Pattern Generator using a Transition Monitoring Window based on BIST Architecture","author":"kim","year":"2005","journal-title":"Asian Test Symp"}],"event":{"name":"2015 19th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2015,6,26]]},"location":"Ahmedabad, India","end":{"date-parts":[[2015,6,29]]}},"container-title":["2015 19th International Symposium on VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7166536\/7208044\/07208148.pdf?arnumber=7208148","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T22:09:16Z","timestamp":1490393356000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7208148\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/isvdat.2015.7208148","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}