{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T02:20:40Z","timestamp":1725589240947},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/isvdat.2015.7208149","type":"proceedings-article","created":{"date-parts":[[2015,8,20]],"date-time":"2015-08-20T21:53:11Z","timestamp":1440107591000},"page":"1-6","source":"Crossref","is-referenced-by-count":7,"title":["Designing efficient combinational compression architecture for testing industrial circuits"],"prefix":"10.1109","author":[{"given":"A.","family":"Chandra","sequence":"first","affiliation":[]},{"given":"S.","family":"Kulkarni","sequence":"additional","affiliation":[]},{"given":"S.","family":"Chebiyam","sequence":"additional","affiliation":[]},{"given":"R.","family":"Kapur","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966672"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2004.1339525"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355661"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.39"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2003.1197627"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.38"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297662"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.39"},{"journal-title":"Triple Systems","year":"1999","author":"colboum","key":"ref18"},{"key":"ref19","article-title":"Fully X-tolerant combinational scan compression","author":"peter","year":"2007","journal-title":"Proc International Test Conference"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.844311"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2024116"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2009166"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041775"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/288548.288563"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.826558"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1223641"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.105"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998300"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090896"},{"year":"0","key":"ref22"},{"year":"0","key":"ref21"}],"event":{"name":"2015 19th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2015,6,26]]},"location":"Ahmedabad, India","end":{"date-parts":[[2015,6,29]]}},"container-title":["2015 19th International Symposium on VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7166536\/7208044\/07208149.pdf?arnumber=7208149","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T22:37:55Z","timestamp":1490395075000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7208149\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/isvdat.2015.7208149","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}