{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,2]],"date-time":"2026-01-02T07:31:15Z","timestamp":1767339075168},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/isvdat.2015.7208160","type":"proceedings-article","created":{"date-parts":[[2015,8,20]],"date-time":"2015-08-20T17:53:11Z","timestamp":1440093191000},"page":"1-3","source":"Crossref","is-referenced-by-count":20,"title":["Network-on-chip: Current issues and challenges"],"prefix":"10.1109","author":[{"given":"Manoj Singh","family":"Gaur","sequence":"first","affiliation":[]},{"given":"Vijay","family":"Laxmi","sequence":"additional","affiliation":[]},{"given":"Mark","family":"Zwolinski","sequence":"additional","affiliation":[]},{"given":"Manoj","family":"Kumar","sequence":"additional","affiliation":[]},{"given":"Niyati","family":"Gupta","sequence":"additional","affiliation":[]},{"family":"Ashish","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Interconnection Networks - An Engineering Approach","year":"2003","author":"duato","key":"ref4"},{"journal-title":"Routing Algorithms in Networks-on-Chip","year":"2013","author":"palesi","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2015.15"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2014.7004192"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2119150"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2007.16"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910957"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"88","DOI":"10.1109\/ISSCC.2008.4523070","article-title":"Tile64 - processor: A 64-core soc with mesh interconnect","author":"bell","year":"2008","journal-title":"Solid-State Circuits Conference 2008 ISSCC 2008 Digest of Technical Papers IEEE International"}],"event":{"name":"2015 19th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2015,6,26]]},"location":"Ahmedabad, India","end":{"date-parts":[[2015,6,29]]}},"container-title":["2015 19th International Symposium on VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7166536\/7208044\/07208160.pdf?arnumber=7208160","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T14:01:44Z","timestamp":1498226504000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7208160\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/isvdat.2015.7208160","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}