{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T01:01:04Z","timestamp":1725411664300},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/isvdat.2016.8064839","type":"proceedings-article","created":{"date-parts":[[2017,10,12]],"date-time":"2017-10-12T20:40:08Z","timestamp":1507840808000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Variability and reliability aware surrogate model for sensing delay analysis of SRAM sense amplifier"],"prefix":"10.1109","author":[{"given":"Sapna","family":"Khandelwal","sequence":"first","affiliation":[]},{"given":"Jyoti","family":"Meena","sequence":"additional","affiliation":[]},{"given":"Lokesh","family":"Garg","sequence":"additional","affiliation":[]},{"given":"Dharmendar","family":"Boolchandani","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"1","article-title":"Nbti-aware bit line voltage control with boosted supply voltage for improvement of 6t sram cell read stability","author":"khandelwal","year":"2015","journal-title":"Synthesis Modeling Analysis and Simulation Methods and Applications to Circuit Design (SMACD) 2015 International Conference on"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"113","DOI":"10.1109\/SOC.2003.1241474","article-title":"High-performance and low-voltage sense-amplifier techniques for sub-90nm sram","author":"sinha","year":"2003","journal-title":"SOC Conference 2003 Proceedings IEEE International [Systems-on-Chip]"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2011.12.008"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2005.852523"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.912137"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-011-9799-y"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2062870"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"51","DOI":"10.1109\/ESSDERC.2008.4681696","article-title":"A 65nm test structure for the analysis of nbti induced statistical variation in sram transistors","author":"fischer","year":"2008","journal-title":"Solid-state Device Research Conference 2008 ESSDERC 2008 38th European"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2011.2160063"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2011.2160062"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2015.2431436"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.2514\/6.2006-7048"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2011.2178096"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2011.12.029"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICDMW.2008.52"}],"event":{"name":"2016 20th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2016,5,24]]},"location":"Guwahati, India","end":{"date-parts":[[2016,5,27]]}},"container-title":["2016 20th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8059694\/8064831\/08064839.pdf?arnumber=8064839","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,4]],"date-time":"2019-10-04T15:53:29Z","timestamp":1570204409000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8064839\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/isvdat.2016.8064839","relation":{},"subject":[],"published":{"date-parts":[[2016,5]]}}}