{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T18:57:11Z","timestamp":1725389831555},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/isvdat.2016.8064840","type":"proceedings-article","created":{"date-parts":[[2017,10,12]],"date-time":"2017-10-12T20:40:08Z","timestamp":1507840808000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["Modeling and yield estimation of SRAM sub-system for different capacities subjected to parametric variations"],"prefix":"10.1109","author":[{"given":"Pulkit","family":"Sharma","sequence":"first","affiliation":[]},{"given":"Anil K.","family":"Gundu","sequence":"additional","affiliation":[]},{"given":"M. S.","family":"Hashmi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"Cmos Vlsi Design: A Circuits And Systems Perspective, 3\/E","author":"he","year":"2006","journal-title":"Pearson Education India"},{"key":"ref3","article-title":"Parametric yield estimation for sram cells: Concepts, algorithms and challenges","author":"gong","year":"2010","journal-title":"Proceedings of the ACM\/IEEE Design Automation Conference (DAC)"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.829399"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2292504"},{"journal-title":"Probability and Stochastic Processes","year":"1999","author":"yates","key":"ref11"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146928"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2015.7406974"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2336851"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852295"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2236113"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2008.4588589"}],"event":{"name":"2016 20th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2016,5,24]]},"location":"Guwahati, India","end":{"date-parts":[[2016,5,27]]}},"container-title":["2016 20th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8059694\/8064831\/08064840.pdf?arnumber=8064840","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,11,30]],"date-time":"2017-11-30T21:02:10Z","timestamp":1512075730000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8064840\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/isvdat.2016.8064840","relation":{},"subject":[],"published":{"date-parts":[[2016,5]]}}}