{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T05:39:49Z","timestamp":1725428389134},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/isvdat.2016.8064849","type":"proceedings-article","created":{"date-parts":[[2017,10,12]],"date-time":"2017-10-12T16:40:08Z","timestamp":1507826408000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["An effective and efficient algorithm to analyse and debug clock propagation issues"],"prefix":"10.1109","author":[{"given":"Pawan","family":"Sehgal","sequence":"first","affiliation":[]},{"given":"Aditi","family":"Sharma","sequence":"additional","affiliation":[]},{"given":"Akhilesh C.","family":"Mishra","sequence":"additional","affiliation":[]},{"given":"Rangarajan","family":"Ramanujam","sequence":"additional","affiliation":[]},{"given":"Sujay","family":"Deb","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/TCAD.2015.2440316"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1145\/1391469.1391653"},{"year":"0","journal-title":"Primetime and Primetime SI manual [Online]","key":"ref6"},{"key":"ref5","article-title":"Method of optimizing the design of electronic systems having multiple timing constraints","author":"betz","year":"2004","journal-title":"U S Patent"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1145\/2228360.2228505"},{"year":"2009","author":"bhasker","journal-title":"Static Timing Analysis for Nanometer Designs A Practical Approach","key":"ref7"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1145\/2560519.2560524"},{"key":"ref9","article-title":"A Case for Adopting Galaxy Constraint Analyzer","author":"bishop","year":"2011","journal-title":"SNUG"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/5.929649"}],"event":{"name":"2016 20th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2016,5,24]]},"location":"Guwahati, India","end":{"date-parts":[[2016,5,27]]}},"container-title":["2016 20th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8059694\/8064831\/08064849.pdf?arnumber=8064849","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,13]],"date-time":"2017-12-13T14:58:01Z","timestamp":1513177081000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8064849\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/isvdat.2016.8064849","relation":{},"subject":[],"published":{"date-parts":[[2016,5]]}}}