{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T08:27:38Z","timestamp":1730276858267,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/isvdat.2016.8064850","type":"proceedings-article","created":{"date-parts":[[2017,10,12]],"date-time":"2017-10-12T16:40:08Z","timestamp":1507826408000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Design of coherence verification unit for CMPs realizing dragon protocol"],"prefix":"10.1109","author":[{"given":"Bidesh","family":"Chakraborty","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mamata","family":"Dalui","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Biplab K","family":"Sikdar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","article-title":"Energy-Aware Cache Coherence Protocol for Chip-Multiprocessors","author":"ejaz ahmed","year":"2006","journal-title":"IEEE CCECE\/CCGEI Ottawa"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.23"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-15979-4_32"},{"key":"ref5","volume":"1","author":"pal chaudhuri","year":"1997","journal-title":"Additive Cellular Automata-Theory and Applications"},{"key":"ref8","article-title":"SIS: A System for Sequential Circuit Synthesis","author":"santovichu","year":"1992","journal-title":"UCB\/ERL M92\/41 Electronic Research Laboratory"},{"key":"ref7","article-title":"A Test Design for Quick Determination of Incoherency in Chip Multiprocessor's Cache Realizing MOESI Protocol","author":"dalui","year":"2012","journal-title":"ISED"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.2008.68"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/2.55497"}],"event":{"name":"2016 20th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2016,5,24]]},"location":"Guwahati, India","end":{"date-parts":[[2016,5,27]]}},"container-title":["2016 20th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8059694\/8064831\/08064850.pdf?arnumber=8064850","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,27]],"date-time":"2017-10-27T23:33:49Z","timestamp":1509147229000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8064850\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/isvdat.2016.8064850","relation":{},"subject":[],"published":{"date-parts":[[2016,5]]}}}