{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T05:38:16Z","timestamp":1729661896948,"version":"3.28.0"},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/isvdat.2016.8064851","type":"proceedings-article","created":{"date-parts":[[2017,10,12]],"date-time":"2017-10-12T16:40:08Z","timestamp":1507826408000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Guided shifting of test pattern to minimize test time in serial scan"],"prefix":"10.1109","author":[{"given":"Jaynarayan T","family":"Tudu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Satyadev","family":"Ahlawat","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits","year":"2005","author":"bushnell","key":"ref10"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"1128","DOI":"10.1109\/43.406714","article-title":"Test application time reduction for sequential circuits with scan","volume":"14","author":"lee","year":"1995","journal-title":"Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.1998.669448"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.1261835"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2000.893643"},{"key":"ref15","first-page":"1088","article-title":"On static test compaction and test pattern ordering for scan designs","author":"lin","year":"2001","journal-title":"Test Conference 2001 Proceedings International"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2013.0067"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/12.754998"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1992.279408"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2004.85"},{"journal-title":"Algorithm for Approximation","year":"2001","author":"vazirani","key":"ref28"},{"key":"ref4","article-title":"Maximum test cost reduction","author":"kapur","year":"2009","journal-title":"DFTMAX Compression Backgrounder Synopsys"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041833"},{"journal-title":"ITRS-2013 Test and Test Equipment","year":"0","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.823341"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.826558"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2015741"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700667"},{"key":"ref2","article-title":"Outstanding challenges in testing nano technology based integrated circuits","author":"saluja","year":"2003","journal-title":"Proc Asian Test Symposium"},{"key":"ref9","doi-asserted-by":"crossref","DOI":"10.1016\/j.micpro.2014.07.006","article-title":"On dont cares in test compression","author":"balcrek","year":"2014","journal-title":"Microprocessors and Microsystems"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ETC.1993.246528"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011104"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2003.1250798"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2003.1197628"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1994.528007"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2010.44"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785499"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1991.185289"}],"event":{"name":"2016 20th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2016,5,24]]},"location":"Guwahati, India","end":{"date-parts":[[2016,5,27]]}},"container-title":["2016 20th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8059694\/8064831\/08064851.pdf?arnumber=8064851","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,4]],"date-time":"2019-10-04T11:53:33Z","timestamp":1570190013000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8064851\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/isvdat.2016.8064851","relation":{},"subject":[],"published":{"date-parts":[[2016,5]]}}}