{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,25]],"date-time":"2026-01-25T12:11:22Z","timestamp":1769343082829,"version":"3.49.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/isvdat.2016.8064852","type":"proceedings-article","created":{"date-parts":[[2017,10,12]],"date-time":"2017-10-12T16:40:08Z","timestamp":1507826408000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["A unified Verilog-A compact model for lateral Si nanowire (NW) FET incorporating parasitics for circuit simulation"],"prefix":"10.1109","author":[{"given":"Om.","family":"Prakash","sequence":"first","affiliation":[]},{"given":"S.","family":"Maheshwaram","sequence":"additional","affiliation":[]},{"given":"M.","family":"Sharma","sequence":"additional","affiliation":[]},{"given":"A.","family":"Bulusu","sequence":"additional","affiliation":[]},{"given":"A. K.","family":"Saxena","sequence":"additional","affiliation":[]},{"given":"S. K.","family":"Manhas","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.890264"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2004.826526"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1983.21207"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2011.2157076"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"3379","DOI":"10.1109\/TED.2011.2162521","article-title":"Predictive 3-D modeling of parasitic gate capacitance in gate-all-around cylindrical silicon nanowire MOSFETs","volume":"58","author":"zou","year":"2011","journal-title":"IEEE Trans Electron Devices"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2008.2005184"},{"key":"ref12","first-page":"1","article-title":"High Performance 5nm radius Twin Silicon Nanowire MOSFET (TSNWFET): Fabrication on Bulk Si Wafer, Characteristics, and Reliability","volume":"0","author":"suk","year":"2005","journal-title":"Int Electron Devices Meet Tech Dig"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/s10825-013-0449-8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2011.09.001"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2010.5667822"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.904410"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1021\/nl025875l"}],"event":{"name":"2016 20th International Symposium on VLSI Design and Test (VDAT)","location":"Guwahati, India","start":{"date-parts":[[2016,5,24]]},"end":{"date-parts":[[2016,5,27]]}},"container-title":["2016 20th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8059694\/8064831\/08064852.pdf?arnumber=8064852","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,4]],"date-time":"2019-10-04T11:53:29Z","timestamp":1570190009000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8064852\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/isvdat.2016.8064852","relation":{},"subject":[],"published":{"date-parts":[[2016,5]]}}}