{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T08:27:42Z","timestamp":1730276862452,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/isvdat.2016.8064859","type":"proceedings-article","created":{"date-parts":[[2017,10,12]],"date-time":"2017-10-12T16:40:08Z","timestamp":1507826408000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["New stable loadless 6T dual-port SRAM cell design"],"prefix":"10.1109","author":[{"given":"Antara","family":"Ganguly","sequence":"first","affiliation":[]},{"given":"Sangeeta","family":"Goyal","sequence":"additional","affiliation":[]},{"given":"Sneha","family":"Bhatia","sequence":"additional","affiliation":[]},{"given":"Anuj","family":"Grover","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Testing Methods for a Write-assist Disturbance-free Dual-port SRAM","author":"hao yu","year":"2014","journal-title":"2014 IEEE 32nd VLSI Test Symposium (VTS)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/16.974716"},{"key":"ref12","article-title":"A New Loadless 4-Transistor SRAM Cell with a 0.18 Um CMOS Technology","author":"jinshen","year":"2007","journal-title":"2007 Canadian Conference on Electrical and Computer Engineering"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2013.1236"},{"key":"ref14","first-page":"977","article-title":"Synchronous Ultra-High-Density 2RW Dual-Port 8T-SRAM With Circumvention of Simultaneous Common-Row-Access","volume":"3","author":"koji","year":"2009","journal-title":"IEEE Journal of Solid-State Circuits IEEE Journal of Solid-State Circuits"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560339"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2228398"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1980.1675650"},{"key":"ref18","article-title":"A 6T SRAM Cell Based Pipelined 2R\/1W Memory Design Using 28nm UTBB-FDSOI","author":"ramandeep","year":"2015","journal-title":"2015 28th IEEE International System-on-Chip Conference (SOCC)"},{"key":"ref19","article-title":"Introduce Satisfy Policies into Semaphore in WRK","author":"xudong","year":"2009","journal-title":"2009 International Conference on Computational Intelligence and Software Engineering"},{"journal-title":"CMOS VLSI Design A Circuits and Systems Perspective","year":"2005","author":"weste","key":"ref4"},{"journal-title":"Robust SRAM Designs and Analysis","year":"2013","author":"jawar","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2007.4425786"},{"key":"ref5","article-title":"SPARC16: A New Compression Approach for the SPARC Architecture","author":"leonardo luiz","year":"2009","journal-title":"2009 21st International Symposium on Computer Architecture and High Performance Computing"},{"key":"ref8","article-title":"Hybrid MPI: Efficient Message Passing for Multi-core Systems","author":"andrew","year":"2013","journal-title":"Proceedings of the International Conference for High Performance Computing Networking Storage and Analysis on-SC ‘13"},{"key":"ref7","article-title":"Optimizing Message-passing on Multicore Architectures Using Hardware Multi-threading","author":"daniele","year":"2014","journal-title":"2014 22nd Euromicro International Conference on Parallel Distributed and Network-Based Processing"},{"key":"ref2","article-title":"Thousand Core Chips: A Technology Perspective","author":"shekhar","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference"},{"journal-title":"Real-time Embedded Systems Optimization Synthesis and Networking","year":"2011","author":"meikang","key":"ref1"},{"key":"ref9","first-page":"22","article-title":"RMPI: Message Passing on Multicore Processors with On-Chip Interconnect","author":"james","year":"0","journal-title":"High Performance Embedded Architectures and Compilers Lecture Notes in Computer Science"}],"event":{"name":"2016 20th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2016,5,24]]},"location":"Guwahati, India","end":{"date-parts":[[2016,5,27]]}},"container-title":["2016 20th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8059694\/8064831\/08064859.pdf?arnumber=8064859","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,27]],"date-time":"2017-10-27T23:31:15Z","timestamp":1509147075000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8064859\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/isvdat.2016.8064859","relation":{},"subject":[],"published":{"date-parts":[[2016,5]]}}}