{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T06:01:53Z","timestamp":1725429713693},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/isvdat.2016.8064866","type":"proceedings-article","created":{"date-parts":[[2017,10,12]],"date-time":"2017-10-12T20:40:08Z","timestamp":1507840808000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["JSCAN: A joint-scan DFT architecture to minimize test time, pattern volume, and power"],"prefix":"10.1109","author":[{"given":"Jaynarayan","family":"Tudu","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700667"},{"key":"ref11","first-page":"1","article-title":"Progressive random access scan: A simultaneous solution to test power, test data volume and test time","author":"baik","year":"2005","journal-title":"Proc of the International Test Conference"},{"key":"ref12","article-title":"Test cost reduction using partitioned grid random access scan","author":"baik","year":"2006","journal-title":"Proc of the 19th VLSI Design"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1583993"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2010.5512773"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4484016"},{"key":"ref16","article-title":"A study of word oriented random-access-scan based BIST for low area overhead and low power","author":"chunhua","year":"0","journal-title":"Proc of Workshop on Impact of Low-Power design on Test and Reliability 2008"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2005.101"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2010.61"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.826558"},{"key":"ref4","first-page":"50","article-title":"Testing vlsi with random acecss scan","author":"ando","year":"1980","journal-title":"In Digest of Computer Society International Conference"},{"key":"ref3","article-title":"Outstanding challenges in testing nano technology based integrated circuits","author":"saluja","year":"2003","journal-title":"Proc Asian Test Symposium"},{"key":"ref6","first-page":"529","article-title":"Automatic incorporation of on-chip testability circuits","author":"ito","year":"1991","journal-title":"Proc Design Automation Conference"},{"key":"ref5","first-page":"384","article-title":"Design for testability in the amdahl 580","author":"wagner","year":"1983","journal-title":"In Digest of Computer Society International Conference"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.105"},{"key":"ref7","first-page":"883","article-title":"Random access scan: A solution to test power, test data volume and test time","author":"baik","year":"2004","journal-title":"Proc of the VSLI Design"},{"journal-title":"Power-Aware Testing and Test Strategies for Low Power Devices","year":"2010","author":"girard","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/2.803639"},{"key":"ref9","article-title":"How power-aware test improve reliability and yield","author":"cheng","year":"2004","journal-title":"EE Times EDA News Online"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2003.1197628"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.39"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2004.1339525"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2004.1347657"}],"event":{"name":"2016 20th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2016,5,24]]},"location":"Guwahati, India","end":{"date-parts":[[2016,5,27]]}},"container-title":["2016 20th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8059694\/8064831\/08064866.pdf?arnumber=8064866","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,28]],"date-time":"2017-10-28T03:29:26Z","timestamp":1509161366000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8064866\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/isvdat.2016.8064866","relation":{},"subject":[],"published":{"date-parts":[[2016,5]]}}}