{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T16:41:48Z","timestamp":1725468108689},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/isvdat.2016.8064868","type":"proceedings-article","created":{"date-parts":[[2017,10,12]],"date-time":"2017-10-12T16:40:08Z","timestamp":1507826408000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["An effective test methodology enabling detection of weak bits in SRAMs: Case study in 28nm FDSOI"],"prefix":"10.1109","author":[{"given":"Nidhi","family":"Batra","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anil Kumar","family":"Gundu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohammad S.","family":"Hashmi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G. S.","family":"Visweswaran","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anuj","family":"Grover","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/ATS.2000.893636"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/TEST.1997.639732"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.4304\/jcp.3.5.34-40"},{"key":"ref6","first-page":"10.2.1","article-title":"CMOS device optimization for mixedsignal technologies","author":"stolk","year":"2001","journal-title":"IEEE International Electron Devices Meeting IEDM Technical Digest"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/DATE.2010.5457179"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/CICC.2005.1568701"},{"key":"ref8","article-title":"Mathematical approach based on a “Design of Experiment” to simulate process variation","author":"r\u00e9mond","year":"2011","journal-title":"Design Automation & Test in Europe Conference & Exhibition"},{"year":"2004","author":"salters","article-title":"Device with integrated SRAM memory and method of testing such a device","key":"ref7"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/SOI.2012.6404393"},{"key":"ref9","article-title":"A Boosted Wordline Voltage Generator for Low Voltage Memories","author":"wang","year":"2003","journal-title":"ICECS"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/ISCAS.2013.6571903"}],"event":{"name":"2016 20th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2016,5,24]]},"location":"Guwahati, India","end":{"date-parts":[[2016,5,27]]}},"container-title":["2016 20th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8059694\/8064831\/08064868.pdf?arnumber=8064868","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,27]],"date-time":"2017-10-27T23:24:39Z","timestamp":1509146679000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8064868\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/isvdat.2016.8064868","relation":{},"subject":[],"published":{"date-parts":[[2016,5]]}}}