{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T05:32:13Z","timestamp":1725427933137},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/isvdat.2016.8064873","type":"proceedings-article","created":{"date-parts":[[2017,10,12]],"date-time":"2017-10-12T20:40:08Z","timestamp":1507840808000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["Pre-layout module wise decap allocation for noise suppression and accurate delay estimation of SoC"],"prefix":"10.1109","author":[{"given":"Moumita","family":"Chakraborty","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amlan","family":"Chakrabarti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Partha","family":"Mitra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Debasri","family":"Saha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Krishnendu","family":"Guha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2000.839850"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/EPEP.1994.594099"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2000.896519"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2015.1397"},{"key":"ref14","first-page":"1502","author":"stallings","year":"2003","journal-title":"Cryptography and Network Security"},{"journal-title":"Cryptography and Network Security","year":"0","author":"forouzan","key":"ref15"},{"journal-title":"Design and Analysis of Power Distribution Networks in VLSI circuits","year":"0","author":"pant","key":"ref16"},{"journal-title":"Power Grid Analysis in VLSI Designs","year":"0","author":"shah","key":"ref17"},{"journal-title":"The Technical Writer's Handbook","year":"1989","author":"young","key":"ref18"},{"journal-title":"Power Distribution Networks With On-Chip Decoupling Capacitors","year":"2007","author":"popovich","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2000.855294"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2000.878270"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2000.896518"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277128"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/EURDAC.1992.246218"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337407"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597223"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/74382.74529"},{"journal-title":"On-Chip Power Supply Noise Scaling Suppression and Detection","year":"2012","author":"karim","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/4.668981"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-005-6761-x"},{"key":"ref21","article-title":"A mimimum Decap allocation technique based on simultaneous switching for nanoscale SoC","author":"shimazaki","year":"2009","journal-title":"Proc IEEE Custom Integrated Circuits Conference"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/101.666591"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/96.673707"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923636"},{"journal-title":"Applications of Metal-Insulator-Metal (MIM) Capacitors International SEMATECH Technology transfer 00083985AENG","year":"0","key":"ref25"}],"event":{"name":"2016 20th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2016,5,24]]},"location":"Guwahati, India","end":{"date-parts":[[2016,5,27]]}},"container-title":["2016 20th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8059694\/8064831\/08064873.pdf?arnumber=8064873","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,28]],"date-time":"2017-10-28T03:31:42Z","timestamp":1509161502000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8064873\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/isvdat.2016.8064873","relation":{},"subject":[],"published":{"date-parts":[[2016,5]]}}}