{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T18:03:32Z","timestamp":1725386612142},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/isvdat.2016.8064875","type":"proceedings-article","created":{"date-parts":[[2017,10,12]],"date-time":"2017-10-12T20:40:08Z","timestamp":1507840808000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Double Patterning Lithography (DPL)-compliant layout construction (DCLC) with area-stitch usage tradeoff"],"prefix":"10.1109","author":[{"given":"Debasis","family":"Pal","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Abir","family":"Pramanik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Parthasarathi","family":"Dasgupta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Debesh Kumar","family":"Das","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"0","key":"ref10"},{"year":"0","key":"ref11"},{"year":"0","key":"ref12"},{"year":"0","key":"ref13"},{"key":"ref4","first-page":"249","article-title":"L-Shaped based Layout Fracturing for E-Beam Lithography","author":"yu","year":"2013","journal-title":"Proc of The 18th Asia and South Pacific Design Automation Conference 2013"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2035577"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681616"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2010.5510279"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2048374"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2009.5351308"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1117\/12.681805"},{"key":"ref1","first-page":"316","author":"kundu","year":"2010","journal-title":"Nanoscale CMOS VLSI Circuits"},{"key":"ref9","first-page":"1","article-title":"Lithography till the end of Moore's law","author":"burn","year":"0","journal-title":"Proc of the 2012 ACM Int'l Symposium on Physical Design"}],"event":{"name":"2016 20th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2016,5,24]]},"location":"Guwahati, India","end":{"date-parts":[[2016,5,27]]}},"container-title":["2016 20th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8059694\/8064831\/08064875.pdf?arnumber=8064875","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,11,30]],"date-time":"2017-11-30T20:54:50Z","timestamp":1512075290000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8064875\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/isvdat.2016.8064875","relation":{},"subject":[],"published":{"date-parts":[[2016,5]]}}}