{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T18:46:22Z","timestamp":1725734782098},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/isvdat.2016.8064878","type":"proceedings-article","created":{"date-parts":[[2017,10,12]],"date-time":"2017-10-12T20:40:08Z","timestamp":1507840808000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["On minimization of test power through modified scan flip-flop"],"prefix":"10.1109","author":[{"given":"Satyadev","family":"Ahlawat","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaynarayan T.","family":"Tudu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1003802"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297694"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2013.15"},{"key":"ref13","first-page":"836","article-title":"Dp-fill: A dynamic programming approach to x-filling for minimizing peak test power in scan tests","year":"2015","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE) 2015"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2009.36"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2000.840866"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/43.931040"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/43.736572"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2010.5512732"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785499"},{"key":"ref28","first-page":"1","article-title":"Achieving high transition delay fault coverage with partial DTSFF scan chains","author":"xu","year":"2007","journal-title":"Test Conf 2007 ITC 2007 IEEE Int"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2007.22"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2010.69"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/2.803639"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.52"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271098"},{"key":"ref8","first-page":"31","author":"kundu","year":"2010","journal-title":"Power-Aware Testing and Test Strategies for Low Power Devices"},{"key":"ref7","first-page":"77","article-title":"Minimized power consumption for scan-based bist","author":"gerstendorfer","year":"1999","journal-title":"Test Conference 1999 Proceedings International"},{"journal-title":"Power-Aware Testing and Test Strategies for Low Power Devices","year":"2010","author":"girard","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.79"},{"key":"ref1","first-page":"1","article-title":"Power-aware test: Challenges and solutions","author":"ravi","year":"2007","journal-title":"Test Conference 2007 ITC 2007 IEEE International"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2010.5512732"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1497561.1497571"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437598"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2015.7085417"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2005.87"},{"journal-title":"Low-power and area-efficient scan cell for integrated circuit testing","year":"0","author":"tekumalla","key":"ref26"},{"journal-title":"Low power scan flip-flop cell","year":"2014","author":"zhang","key":"ref25"}],"event":{"name":"2016 20th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2016,5,24]]},"location":"Guwahati, India","end":{"date-parts":[[2016,5,27]]}},"container-title":["2016 20th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8059694\/8064831\/08064878.pdf?arnumber=8064878","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,11,30]],"date-time":"2017-11-30T20:59:28Z","timestamp":1512075568000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8064878\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/isvdat.2016.8064878","relation":{},"subject":[],"published":{"date-parts":[[2016,5]]}}}