{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T06:45:53Z","timestamp":1725432353729},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/isvdat.2016.8064879","type":"proceedings-article","created":{"date-parts":[[2017,10,12]],"date-time":"2017-10-12T20:40:08Z","timestamp":1507840808000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Guided multilevel approximation of less significant bits for power reduction"],"prefix":"10.1109","author":[{"given":"D.","family":"Celia","sequence":"first","affiliation":[]},{"given":"Nitin","family":"Chandrachoodan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1145\/2228360.2228509"},{"key":"ref3","article-title":"A low-power, high-performance approximate multiplier with configurable partial error recovery","author":"cong","year":"2014","journal-title":"Design Automation and Test in Europe (DATE)"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/VLSID.2011.51"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/TCSI.2009.2027626"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/TCAD.2012.2217962"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/ISOCC.2011.6138614"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/DATE.2011.5763154"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/ICCAD.2011.6105401"},{"key":"ref9","doi-asserted-by":"crossref","DOI":"10.1109\/EDSSC.2010.5713751","article-title":"Low-power high-speed multiplier for error-tolerant application","author":"yin kyaw","year":"2010","journal-title":"IEEE International Conference of Electron Devices and Solid-State Circuits (EDSSC)"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/ETS.2013.6569370"}],"event":{"name":"2016 20th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2016,5,24]]},"location":"Guwahati, India","end":{"date-parts":[[2016,5,27]]}},"container-title":["2016 20th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8059694\/8064831\/08064879.pdf?arnumber=8064879","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,4]],"date-time":"2019-10-04T15:53:35Z","timestamp":1570204415000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8064879\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/isvdat.2016.8064879","relation":{},"subject":[],"published":{"date-parts":[[2016,5]]}}}