{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:02:43Z","timestamp":1759147363670,"version":"3.28.0"},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/isvdat.2016.8064880","type":"proceedings-article","created":{"date-parts":[[2017,10,12]],"date-time":"2017-10-12T20:40:08Z","timestamp":1507840808000},"page":"1-6","source":"Crossref","is-referenced-by-count":12,"title":["SAT: A new application mapping method for power optimization in 2D \u2014 NoC"],"prefix":"10.1109","author":[{"given":"Aravindhan","family":"Alagarsamy","sequence":"first","affiliation":[]},{"given":"Lakshminaraynan","family":"Gopalakrishnan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"45","article-title":"A Low Power Approach to System Level Pipelined Interconnect Dsign","author":"vikas","year":"2004","journal-title":"Proceedings of SLIP '04"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"282","DOI":"10.1049\/iet-cdt.2013.0017","article-title":"Unified Multi-objective Mapping and architecture Customization of Network on Chip","volume":"7","author":"ahmed","year":"2013","journal-title":"IET Trans Comput Digit Tech"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"343","DOI":"10.1016\/j.micpro.2009.03.002","article-title":"Power Optimization for Application Specific Network on Chips: A Topology based Approach","volume":"33","author":"haytham","year":"2009","journal-title":"Journal of Microprocessors and Microsystems"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"1535","DOI":"10.1587\/elex.6.1535","article-title":"Chain Mapping for mesh based Network on Chip Architecture","volume":"6","author":"misagh","year":"2009","journal-title":"IEICE Electronic Press"},{"key":"ref14","first-page":"1","article-title":"Cluster based Simulated Annealing for Mapping Cores onto 2D Mesh Network on Chip","author":"zhonghai","year":"2008","journal-title":"11th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems"},{"key":"ref15","first-page":"152","article-title":"Bandwidth Aware Application Mapping for NoC based MPSoCs","volume":"7","author":"jian","year":"2011","journal-title":"Journal of Computational Information Systems"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"300","DOI":"10.1109\/TVLSI.2013.2240708","article-title":"Application Mapping onto Mesh based Network on Chip using Discrete Particle Swarm Optimization","volume":"22","author":"pradip","year":"2014","journal-title":"IEEE Transaction on VLSI"},{"key":"ref17","first-page":"53","article-title":"Topology optimization for Application Specific Networks on Chip","author":"tapani","year":"2004","journal-title":"Proceedings of SLIP '04"},{"key":"ref18","first-page":"914","article-title":"SUNMAP: A Tool for Automatic Topology Selection and Generation for NOC","author":"srinivasan","year":"2004","journal-title":"Proc ACM\/IEEE 41st DAC Conf"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"1496","DOI":"10.1109\/TVLSI.2011.2159280","article-title":"UNISM: Unified Scheduling and Mapping for General Network on Chip","volume":"20","author":"ou","year":"2012","journal-title":"IEEE Transaction on VLSI"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"868","DOI":"10.1016\/j.advengsoft.2011.06.005","article-title":"Cluster based Application Mapping Method for Network on Chip","volume":"42","author":"sulyman","year":"2011","journal-title":"Journal of Advances in Engineering Software"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"69","DOI":"10.1016\/j.sysarc.2010.10.001","article-title":"New Heuristic Algorithm for Energy Aware Application Mapping and Routing on Mesh Based NoC","volume":"57","author":"suleyman","year":"2011","journal-title":"Journal of System Architecture"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"96","DOI":"10.1109\/TVLSI.2003.820533","article-title":"Managing Power Consumption in Network on chips","volume":"12","author":"tajana","year":"2004","journal-title":"IEEE Transactions on VLSI"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"684","DOI":"10.1109\/TC.2005.103","article-title":"Power Performance Simulation and Design Strategies for Single Chip Heterogeneous Multiprocessors","volume":"54","author":"brett","year":"2005","journal-title":"IEEE Transactions on Computers"},{"key":"ref8","first-page":"170","article-title":"Power Aware Communication Optimization for Network on chips with Voltage Scalable links","author":"dongkun","year":"2004","journal-title":"Proc CODES-ISSS"},{"key":"ref7","first-page":"128","article-title":"Energy Aware Synthesis of Network on chip implemented with Voltage Islands","author":"lap","year":"2007","journal-title":"44th ACM\/IEEE DAC '07 Proc"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"407","DOI":"10.1109\/TVLSI.2006.871762","article-title":"Linear programming based Techniques for Synthesis of Network on Chip Architecture","volume":"14","author":"krishnan","year":"2006","journal-title":"IEEE Transaction on VLSI"},{"key":"ref9","first-page":"1","article-title":"Analytical Router Modeling for Network on chip Performance Analysis","author":"umit","year":"2007","journal-title":"Proc DATE'07"},{"journal-title":"Computers and Intractability A Guide to the Theory of NP-Completeness","year":"1979","author":"garey","key":"ref1"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"60","DOI":"10.1016\/j.sysarc.2012.10.004","article-title":"A Survey on Application Mapping strategies for Network on Chip Design","volume":"59","author":"pradip","year":"2013","journal-title":"Journal of System Architecture"},{"journal-title":"Algorithms and Applications","year":"2007","author":"jorgen","key":"ref22"},{"journal-title":"Energy Models for Network on Chip Components","year":"2005","author":"subha","key":"ref21"},{"journal-title":"Automatic design of decision-tree induction algorithms","year":"2015","author":"rodrigo","key":"ref24"},{"journal-title":"Predictive Technology Model (PTM) Arizona State University","year":"0","key":"ref23"},{"journal-title":"Metaheuristics From Design to Implementation","year":"2009","author":"el-ghazali","key":"ref26"},{"key":"ref25","first-page":"195","article-title":"Depth-First Discovery Algorithm for Incremental Topological Sorting of Directed Acyclic Graphs","author":"jianjun","year":"2003","journal-title":"Information Processing Letters"}],"event":{"name":"2016 20th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2016,5,24]]},"location":"Guwahati, India","end":{"date-parts":[[2016,5,27]]}},"container-title":["2016 20th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8059694\/8064831\/08064880.pdf?arnumber=8064880","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,4]],"date-time":"2019-10-04T15:53:27Z","timestamp":1570204407000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8064880\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/isvdat.2016.8064880","relation":{},"subject":[],"published":{"date-parts":[[2016,5]]}}}