{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T08:27:46Z","timestamp":1730276866942,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/isvdat.2016.8064881","type":"proceedings-article","created":{"date-parts":[[2017,10,12]],"date-time":"2017-10-12T16:40:08Z","timestamp":1507826408000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["On determination of instantaneous peak and cycle peak switching using ILP"],"prefix":"10.1109","author":[{"given":"Rohini","family":"Gulve","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nihar","family":"Hage","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaynarayan","family":"Tudu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","article-title":"A Monte Carlo approach for maximum power estimation based on extreme value theory","author":"nestoras","year":"2002","journal-title":"Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref3","article-title":"Estimating dynamic power consumption of CMOS circuits","author":"cirit","year":"1987","journal-title":"IEEE International Conference on Computer-Aided Design"},{"journal-title":"VLSI Design and Test VDAT","article-title":"ILP based approach for input vector controlled (IVC) toggle maximization in combinational circuits","year":"2012","key":"ref10"},{"key":"ref6","article-title":"Maximum power estimation for CMOS circuits using deterministic and statistical approaches","author":"wang","year":"1998","journal-title":"IEEE Trans on VLSI"},{"journal-title":"VLSI Design and Test VDAT","article-title":"Level-Accurate Peak Activity Estimation in Combinational Circuit Using BILP","year":"2013","key":"ref11"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.55"},{"year":"0","key":"ref12"},{"key":"ref8","article-title":"Maximum circuit activity estimation using pseudo-boolean satisfiability","author":"hratch","year":"2012","journal-title":"Computer-Aided Design of Integrated Circuits and Systems"},{"journal-title":"VLSI Design (VLSID) 2015 28th International Conference on IEEE","article-title":"Efficient Peak Power Estimation Using Probabilistic Cost-Benefit Analysis","year":"2015","key":"ref7"},{"key":"ref2","first-page":"61801","article-title":"A survey of power estimation techniques in VLSI circuits","volume":"51","year":"1994","journal-title":"Urbana"},{"key":"ref9","article-title":"Estimation of power dissipation in CMOS combinational circuits","author":"srinivas","year":"1990","journal-title":"Custom Integrated Circuits Conference"},{"key":"ref1","volume":"17","author":"michael","year":"2000","journal-title":"Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits"}],"event":{"name":"2016 20th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2016,5,24]]},"location":"Guwahati, India","end":{"date-parts":[[2016,5,27]]}},"container-title":["2016 20th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8059694\/8064831\/08064881.pdf?arnumber=8064881","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,11,30]],"date-time":"2017-11-30T15:29:12Z","timestamp":1512055752000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8064881\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/isvdat.2016.8064881","relation":{},"subject":[],"published":{"date-parts":[[2016,5]]}}}