{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T01:59:26Z","timestamp":1725760766491},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/isvdat.2016.8064890","type":"proceedings-article","created":{"date-parts":[[2017,10,12]],"date-time":"2017-10-12T20:40:08Z","timestamp":1507840808000},"page":"1-2","source":"Crossref","is-referenced-by-count":3,"title":["A high CMRR, high resolution bio-ASIC for ECG signals"],"prefix":"10.1109","author":[{"given":"Kiran","family":"Garje","sequence":"first","affiliation":[]},{"given":"Shravan","family":"Kumar","sequence":"additional","affiliation":[]},{"given":"Amitesh","family":"Tripathi","sequence":"additional","affiliation":[]},{"given":"Gillela","family":"Maruthi","sequence":"additional","affiliation":[]},{"given":"Madhava","family":"Kumar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014707"},{"key":"ref3","first-page":"348","article-title":"An EGG measurement IC using driven-right-leg circuit","author":"wong","year":"2006","journal-title":"ISCAS"},{"key":"ref6","first-page":"327","article-title":"CMOS Analog Front End for ECG Measurement System","author":"yu-jyun","year":"2012","journal-title":"ISPASC 2012"},{"key":"ref5","first-page":"2825","article-title":"Design Techniques for Low-Voltage Fully Differential CMOS Switched-Capacitor Amplifiers","author":"lee","year":"2006","journal-title":"ISCAS"},{"key":"ref2","first-page":"334","article-title":"Micropower integrated bio-amplifier and auto-ranging ADC for wireless and implantable medical instrumentation","author":"chi","year":"2010","journal-title":"ESSCIRC"},{"key":"ref1","article-title":"Bio-potential Amplifiers","author":"nagel","year":"2000","journal-title":"The Biomedical Engineering Handbook"}],"event":{"name":"2016 20th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2016,5,24]]},"location":"Guwahati, India","end":{"date-parts":[[2016,5,27]]}},"container-title":["2016 20th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8059694\/8064831\/08064890.pdf?arnumber=8064890","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,11,30]],"date-time":"2017-11-30T20:21:31Z","timestamp":1512073291000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8064890\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isvdat.2016.8064890","relation":{},"subject":[],"published":{"date-parts":[[2016,5]]}}}