{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,21]],"date-time":"2025-12-21T06:24:56Z","timestamp":1766298296084},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/isvdat.2016.8064897","type":"proceedings-article","created":{"date-parts":[[2017,10,12]],"date-time":"2017-10-12T16:40:08Z","timestamp":1507826408000},"page":"1-2","source":"Crossref","is-referenced-by-count":4,"title":["Reducing FIFO buffer power using architectural alternatives at RTL"],"prefix":"10.1109","author":[{"given":"Ashish","family":"Sharma","sequence":"first","affiliation":[]},{"given":"Ruby","family":"Ansar","sequence":"additional","affiliation":[]},{"given":"Manoj Singh","family":"Gaur","sequence":"additional","affiliation":[]},{"given":"Lava","family":"Bhargava","sequence":"additional","affiliation":[]},{"given":"Vijay","family":"Laxmi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2187688"},{"key":"ref3","article-title":"Design of smart power-saving architecture for network on chip","author":"trong-yen","year":"2014","journal-title":"VLSI Design"},{"key":"ref10","article-title":"Hiper-nirgam: A tool chain based framework for modeling thermal-aware reliability estimation in 2d mesh noes","author":"sharma","year":"2015","journal-title":"DATE 2015 University Booth"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176258"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.213"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ECBS.2010.21"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228430"},{"journal-title":"Luca Carloni Michele Petracca","article-title":"The benefits of using clock gating in the design of networks-on-chip, columbia university academic com-mons","year":"2011","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISVDAT.2015.7208063"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2010691"}],"event":{"name":"2016 20th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2016,5,24]]},"location":"Guwahati, India","end":{"date-parts":[[2016,5,27]]}},"container-title":["2016 20th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8059694\/8064831\/08064897.pdf?arnumber=8064897","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,27]],"date-time":"2017-10-27T23:29:02Z","timestamp":1509146942000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8064897\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/isvdat.2016.8064897","relation":{},"subject":[],"published":{"date-parts":[[2016,5]]}}}