{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T19:42:48Z","timestamp":1725738168979},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/isvdat.2016.8064905","type":"proceedings-article","created":{"date-parts":[[2017,10,12]],"date-time":"2017-10-12T20:40:08Z","timestamp":1507840808000},"page":"1-2","source":"Crossref","is-referenced-by-count":3,"title":["Design of fault tolerant majority voter for TMR circuit in QCA"],"prefix":"10.1109","author":[{"given":"Subrata","family":"Chattopadhyay","sequence":"first","affiliation":[]},{"given":"Shiv Bhushan","family":"Tripathi","sequence":"additional","affiliation":[]},{"given":"Mrinal","family":"Goswami","sequence":"additional","affiliation":[]},{"given":"Bibhash","family":"Sen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2011.2111460"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2007.7"},{"key":"ref6","article-title":"Optimized robust digital voter in tmr designs","author":"ban","year":"2011","journal-title":"Colloque National GdR SoC-SiP procedings of Jun lyon France"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2009.08.001"},{"key":"ref8","first-page":"1","article-title":"Towards the design of hybrid qca tiles targeting high fault tolerance","author":"sen","year":"2015","journal-title":"Journal of Computational Electronics"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466555"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/5.573740"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2013.2252317"}],"event":{"name":"2016 20th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2016,5,24]]},"location":"Guwahati, India","end":{"date-parts":[[2016,5,27]]}},"container-title":["2016 20th International Symposium on VLSI Design and Test (VDAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8059694\/8064831\/08064905.pdf?arnumber=8064905","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,11,30]],"date-time":"2017-11-30T20:22:31Z","timestamp":1512073351000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8064905\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/isvdat.2016.8064905","relation":{},"subject":[],"published":{"date-parts":[[2016,5]]}}}