{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T20:53:21Z","timestamp":1775681601767,"version":"3.50.1"},"reference-count":17,"publisher":"IEEE","license":[{"start":{"date-parts":[[2002,1,1]],"date-time":"2002-01-01T00:00:00Z","timestamp":1009843200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2002,1,1]],"date-time":"2002-01-01T00:00:00Z","timestamp":1009843200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1109\/isvlsi.2002.1016868","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T18:04:13Z","timestamp":1056564253000},"page":"20-25","source":"Crossref","is-referenced-by-count":0,"title":["Hardware-software co-adaptation for data-intensive embedded applications"],"prefix":"10.1109","author":[{"given":"I.","family":"Kadayif","sequence":"first","affiliation":[{"name":"Microsystems Design Lab, Pennsylvania State Univ., University Park, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Kandemir","sequence":"additional","affiliation":[{"name":"Microsystems Design Lab, Pennsylvania State Univ., University Park, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Vijaykrishnan","sequence":"additional","affiliation":[{"name":"Microsystems Design Lab, Pennsylvania State Univ., University Park, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.J.","family":"Irwin","sequence":"additional","affiliation":[{"name":"Microsystems Design Lab, Pennsylvania State Univ., University Park, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Optimizing data locality by array restructuring","author":"leung","year":"1995","journal-title":"Technical Report TR 95–09–01"},{"key":"ref11","author":"li","year":"1993","journal-title":"Compiling for NUMA Parallel Machines"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237161"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339685"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/309847.309902"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/4.509850"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/113445.113449"},{"key":"ref17","author":"wolfe","year":"1996","journal-title":"High Performance Compilers for Parallel Computing"},{"key":"ref4","article-title":"Dynamic cache partitioning via columnization","author":"chiou","year":"1999","journal-title":"CSG-Memo-430 MIT"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"245","DOI":"10.1109\/MICRO.2000.898075","article-title":"Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures","author":"balasubramonian","year":"2000","journal-title":"Proc 33rd Int'l Symp Microarchitecture"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1145\/313817.313860","article-title":"Reducing power in superscalar processor caches using subbanking, multiple line buffers and bit-line segmentation","author":"ghose","year":"1999","journal-title":"Proceedings 1999 International Symposium on Low Power Electronics and Design (Cat No 99TH8477) LPE"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/183018.183032"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1998.742790"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/384197.384215"},{"key":"ref2","article-title":"The SUIF compiler for scalable parallel machines","author":"amarasinghe","year":"1995","journal-title":"Proc the SIAM Conference on Parallel Processing for Scientific Computing"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/2.642815"},{"key":"ref9","article-title":"The cache performance of blocked algorithms","author":"lam","year":"1991","journal-title":"Proc 4th Int Conf Architectural Support for Programming Languages and Operating Systems"}],"event":{"name":"Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002","location":"Pittsburgh, PA, USA","start":{"date-parts":[[2002,4,25]]},"end":{"date-parts":[[2002,4,26]]}},"container-title":["Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7933\/21881\/01016868.pdf?arnumber=1016868","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T20:03:34Z","timestamp":1775678614000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1016868\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/isvlsi.2002.1016868","relation":{},"subject":[],"published":{"date-parts":[[2002]]}}}