{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,21]],"date-time":"2025-04-21T05:02:21Z","timestamp":1745211741249},"reference-count":8,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isvlsi.2002.1016870","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T18:04:13Z","timestamp":1056564253000},"page":"35-40","source":"Crossref","is-referenced-by-count":2,"title":["Simultaneous optimization of driving buffer and routing switch sizes in an FPGA using an iso-area approach"],"prefix":"10.1109","author":[{"given":"V.","family":"Chandra","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Schmit","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","article-title":"Modeling Routing Delays in SRAM-based FPGAs","author":"khellah","year":"1993","journal-title":"Proc CCVLSI 93"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296428"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1983.1270037"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/267665.267682"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1007\/3-540-63465-7_226","article-title":"VPR: A New Packing, Placement and Routing Tool for FPGA Research","author":"betz","year":"1997","journal-title":"Proc Int'l Workshop on Field-Programmable Logic and Applications"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1999.777267"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3572-0"}],"event":{"name":"IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002","acronym":"ISVLSI-02","location":"Pittsburgh, PA, USA"},"container-title":["Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7933\/21881\/01016870.pdf?arnumber=1016870","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T18:41:05Z","timestamp":1497552065000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1016870\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/isvlsi.2002.1016870","relation":{},"subject":[]}}