{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:06:49Z","timestamp":1759147609542,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isvlsi.2002.1016874","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T22:04:13Z","timestamp":1056578653000},"page":"53-58","source":"Crossref","is-referenced-by-count":10,"title":["Scalable VLSI architecture for GF(p) Montgomery modular inverse computation"],"prefix":"10.1109","author":[{"given":"A.A.-A.","family":"Gutub","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.F.","family":"Tenca","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.K.","family":"Koc","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"863","article-title":"Modular Inversion Hardware with a Redundant Binary Representation","volume":"e76 d","author":"takagi","year":"1993","journal-title":"IEICE Transactions on Information and Systems"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"272","DOI":"10.1049\/ip-cdt:19982092","article-title":"hardware-efficient systolic architecture for inversion and division in gf(2\/sup m\/)","volume":"145","author":"guo","year":"1998","journal-title":"Computers and Digital Techniques IEE Proceedings-"},{"journal-title":"Proceedings of the IEEE 7th International Conference on VLSI Design","article-title":"Cellular Automata Based VLSI Architecture for Computing Multiplication and Inverses in GF(2m)","year":"1994","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2001.930105"},{"journal-title":"ASIC Design Kit","year":"0","key":"ref14"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/359340.359342"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/12.403725"},{"journal-title":"Cryptographic Hardware and Embedded Systems","article-title":"A Scalable Architecture for Montgomery Multiplication","year":"1999","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1976.1055638"},{"journal-title":"Introduction to Digital Systems","year":"1999","author":"ercegovac","key":"ref8"},{"journal-title":"Elliptic Curves in Cryptography","year":"1999","key":"ref7"},{"key":"ref2","first-page":"733","article-title":"Fast Modular Inversion Algorithm to Match Any Operation Unit","volume":"e82 a","year":"1999","journal-title":"IEICE Trans Fundamentals"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/12.863048"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.2307\/2007970"}],"event":{"name":"IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002","acronym":"ISVLSI-02","location":"Pittsburgh, PA, USA"},"container-title":["Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7933\/21881\/01016874.pdf?arnumber=1016874","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T22:41:05Z","timestamp":1497566465000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1016874\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/isvlsi.2002.1016874","relation":{},"subject":[]}}