{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:51:45Z","timestamp":1759146705950},"reference-count":11,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isvlsi.2002.1016875","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T22:04:13Z","timestamp":1056578653000},"page":"59-64","source":"Crossref","is-referenced-by-count":22,"title":["Impact of technology scaling in the clock system power"],"prefix":"10.1109","author":[{"given":"D.","family":"Duarte","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Narayanan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.J.","family":"Irwin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2001.902668"},{"key":"ref3","first-page":"1475","article-title":"Clock Distribution Design in VLSI Circuits: an Overview","author":"friedman","year":"1994","journal-title":"Proceedings of the IEEE ISCAS"},{"year":"2001","key":"ref10","article-title":"Intel Announces Breakthrough In Chip Transistor Design"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1983.21093"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.918917"},{"article-title":"Clock Network and Phase-Locked Loop Power Estimation and Experimentation","year":"2002","author":"duarte","key":"ref5"},{"key":"ref8","first-page":"223","article-title":"A Static Power Model for Architects","author":"butts","year":"2000","journal-title":"Proceedings of the 33rd Annual IEEE International Symposium on Microarchitecture – MICRO"},{"article-title":"CMOS Technology Scaling and Its Impact on Cache Delay","year":"1997","author":"farland","key":"ref7"},{"key":"ref2","article-title":"Designing the Low-Power MCORE Architecture","author":"scott","year":"0","journal-title":"Motorola's Online Documentation Library"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/383082.383132"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.668981"}],"event":{"name":"IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002","acronym":"ISVLSI-02","location":"Pittsburgh, PA, USA"},"container-title":["Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7933\/21881\/01016875.pdf?arnumber=1016875","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T23:53:24Z","timestamp":1489190004000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1016875\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/isvlsi.2002.1016875","relation":{},"subject":[]}}