{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T06:47:15Z","timestamp":1725518835636},"reference-count":9,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isvlsi.2002.1016878","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T18:04:13Z","timestamp":1056564253000},"page":"75-80","source":"Crossref","is-referenced-by-count":8,"title":["Force-directed scheduling for dynamic power optimization"],"prefix":"10.1109","author":[{"given":"S.","family":"Gupta","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Katkoori","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"279","article-title":"ILP-based Scheme for Low Power Scheduling and Resource Binding","author":"shiue","year":"2000","journal-title":"ISCAS"},{"key":"ref3","first-page":"53","article-title":"Scheduling for Low Power under Resource and Latency Constrints","author":"katkoori","year":"2000","journal-title":"ISCAS"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/224081.224084"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.569540"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/43.644033"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1984.1052168"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/43.663817"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/92.831435"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/43.31522"}],"event":{"name":"IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002","acronym":"ISVLSI-02","location":"Pittsburgh, PA, USA"},"container-title":["Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7933\/21881\/01016878.pdf?arnumber=1016878","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T13:40:34Z","timestamp":1489153234000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1016878\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/isvlsi.2002.1016878","relation":{},"subject":[]}}