{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,20]],"date-time":"2026-01-20T11:51:20Z","timestamp":1768909880172,"version":"3.49.0"},"reference-count":12,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isvlsi.2002.1016879","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T18:04:13Z","timestamp":1056564253000},"page":"83-88","source":"Crossref","is-referenced-by-count":76,"title":["Efficient adder circuits based on a conservative reversible logic gate"],"prefix":"10.1109","author":[{"given":"J.W.","family":"Bruce","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.A.","family":"Thornton","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Shivakumaraiah","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.S.","family":"Kokate","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"X.","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1147\/rd.53.0183"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/BF01857727"},{"key":"ref10","article-title":"Fredkin gates as the basis for comparison of different logic designs","author":"picton","year":"1994","journal-title":"Logic Synthesis and Optimisation"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.62.2124"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1979.1675437"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224189"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-1425-1"},{"key":"ref8","article-title":"Reversible Logic","author":"perkowski","year":"2001","journal-title":"Invited Tutorial Proc EURO-MICRO"},{"key":"ref7","author":"parhami","year":"2000","journal-title":"Computer Arithmetic Algorithms and Hardware Designs"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1147\/rd.176.0525"},{"key":"ref9","first-page":"90","article-title":"Regularity and Symmetry as a Base for Efficient Realization of Reversible Logic Circuits","author":"perkowski","year":"2001","journal-title":"Proc Intl Workshop on Logic Synthesis"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/35005001"}],"event":{"name":"IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002","location":"Pittsburgh, PA, USA","acronym":"ISVLSI-02"},"container-title":["Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7933\/21881\/01016879.pdf?arnumber=1016879","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T13:40:00Z","timestamp":1489153200000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1016879\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/isvlsi.2002.1016879","relation":{},"subject":[]}}