{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:27:07Z","timestamp":1761647227848},"reference-count":13,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isvlsi.2002.1016884","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T22:04:13Z","timestamp":1056578653000},"page":"107-113","source":"Crossref","is-referenced-by-count":10,"title":["Speedup of self-timed digital systems using Early Completion"],"prefix":"10.1109","author":[{"given":"S.C.","family":"Smith","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"1","article-title":"Programming in VLSI","author":"martin","year":"1990"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/0167-9260(92)90001-F"},{"key":"ref12","first-page":"289","article-title":"Asynchronous Logics and Application to Information Processing","author":"muller","year":"1963"},{"article-title":"Gate and Throughput Optimizations for NULL Convention Self-Timed Digital Circuits","year":"2001","author":"smith","key":"ref13"},{"key":"ref4","article-title":"A Design Methodology for Self-Timed Systems","author":"singh","year":"1981","journal-title":"MIT\/LCS\/TR-258"},{"key":"ref3","first-page":"218","article-title":"System Timing","author":"seitz","year":"1980","journal-title":"Introduction to VLSI Systems"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/12.123377"},{"key":"ref5","article-title":"A Delay Insensitive Regular Expression Recognizer","author":"anantharaman","year":"1986","journal-title":"IEEE VLSI Technol Bulletin"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2000.837017"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/EURDAC.1992.246271"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"261","DOI":"10.1109\/ASAP.1996.542821","article-title":"NULL Convention Logic: A Complete and Consistent Logic for Asynchronous Digital Circuit Synthesis","author":"fant","year":"1996","journal-title":"International Conference on Application Specific Systems Architectures and Processors"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-9260(01)00013-X"},{"key":"ref9","article-title":"Self-Timed Rings and Their Application to Division","author":"williams","year":"1991","journal-title":"CSL-TR-91-482"}],"event":{"name":"IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002","acronym":"ISVLSI-02","location":"Pittsburgh, PA, USA"},"container-title":["Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7933\/21881\/01016884.pdf?arnumber=1016884","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T22:41:05Z","timestamp":1497566465000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1016884\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/isvlsi.2002.1016884","relation":{},"subject":[]}}