{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T16:09:07Z","timestamp":1781798947371,"version":"3.54.5"},"reference-count":20,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isvlsi.2002.1016885","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T22:04:13Z","timestamp":1056578653000},"page":"117-124","source":"Crossref","is-referenced-by-count":627,"title":["A network on chip architecture and design methodology"],"prefix":"10.1109","author":[{"given":"S.","family":"Kumar","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"A.","family":"Jantsch","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"J.-P.","family":"Soininen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"M.","family":"Forsell","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"M.","family":"Millberg","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"J.","family":"Oberg","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"K.","family":"Tiensyrja","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"A.","family":"Hemani","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379045"},{"key":"ref11","article-title":"Network on Chip: An architecture for billion transistor era","author":"hemani","year":"2000","journal-title":"Proc IEEE Norchip Conf"},{"key":"ref12","article-title":"Networks on Chip","author":"jantsch","year":"2001","journal-title":"Workshop at the European Solid State Circuits Conference"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1145\/500001.500009","article-title":"powering networks on chips","author":"benini","year":"2001","journal-title":"International Symposium on System Synthesis (IEEE Cat No 01EX526) ISSS-01"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSS.1998.730605"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/43.739054"},{"key":"ref16","article-title":"Lowering power consumption in clock by using GloballyAsynchronous Locally Synchronous Design style","author":"hemani","year":"1999","journal-title":"Proc of Design Automation Conference"},{"key":"ref17","article-title":"Simulation and Performance Evaluation for Network on Chip","author":"yi-ran","year":"0"},{"key":"ref18","article-title":"A study of Physical Issues in the design of an on-chip regular communication network","author":"pamunuwa","year":"0","journal-title":"DAC 2002"},{"key":"ref19","author":"lepp\u00e4nen","year":"1996","journal-title":"Studies on the Realization of PRAM"},{"key":"ref4","author":"szyperski","year":"1998","journal-title":"Component Software Beyond Object-Oriented Software"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/299996.300073"},{"key":"ref6","article-title":"Platform Tuning for Embedded Systems Design","volume":"34","author":"vahid","year":"0","journal-title":"IEEE Computer"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-011-4698-2_10"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/43.898830"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1998.144268"},{"key":"ref1","year":"1999","journal-title":"Semiconductor Industry Association International Technology Roadmap for Semiconductors"},{"key":"ref9","article-title":"MicroNetwork-Based Integration of SOCs","author":"wingard","year":"2001","journal-title":"Proc 38th Design Automation Conf"},{"key":"ref20","article-title":"Virtual Distributed Shared Memory for Network on Chip","author":"forsell","year":"2001","journal-title":"Proc of 19th NORCHIP Conference"}],"event":{"name":"IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002","location":"Pittsburgh, PA, USA","acronym":"ISVLSI-02"},"container-title":["Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7933\/21881\/01016885.pdf?arnumber=1016885","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T22:41:04Z","timestamp":1497566464000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1016885\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/isvlsi.2002.1016885","relation":{},"subject":[]}}