{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T00:23:15Z","timestamp":1725495795560},"reference-count":15,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isvlsi.2002.1016887","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T22:04:13Z","timestamp":1056578653000},"page":"135-140","source":"Crossref","is-referenced-by-count":1,"title":["Accelerating retiming under the coupled-edge timing model"],"prefix":"10.1109","author":[{"given":"I.","family":"Neumann","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Sulimma","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"W.","family":"Kunz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/43.631217"},{"key":"ref11","first-page":"234","article-title":"Retiming with Non-Zero Clock Skew, Variable Register, and Interconnect Delay","author":"soyata","year":"1994","journal-title":"Proc ICCAD-94"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/43.559335"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217546"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2001.968604"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/BF01187093"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/43.62793"},{"key":"ref3","first-page":"226","article-title":"Efficient Implementation of Retiming","author":"shenoy","year":"1994","journal-title":"Proc ICCAD-94"},{"key":"ref6","first-page":"246","article-title":"Optimizing two-phase, level-clocked circuitry","author":"ishii","year":"1992","journal-title":"Advanced Research in VLSI and Parallel Systems Proc of the 1992 Brown\/MIT Conference"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/43.310899"},{"key":"ref8","first-page":"2","article-title":"MARSH: Min-Area Retiming with Setup and Hold Constraints","author":"sundararajan","year":"1999","journal-title":"Proc ICCAD-99"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1998.144297"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/BF01759032"},{"key":"ref1","first-page":"41","article-title":"Optimizing Synchronous Systems","author":"leiserson","year":"1983","journal-title":"Journal of VLSI Computer System"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/309847.309920"}],"event":{"name":"IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002","acronym":"ISVLSI-02","location":"Pittsburgh, PA, USA"},"container-title":["Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7933\/21881\/01016887.pdf?arnumber=1016887","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T23:49:42Z","timestamp":1489189782000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1016887\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/isvlsi.2002.1016887","relation":{},"subject":[]}}