{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T16:34:42Z","timestamp":1725554082228},"reference-count":13,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isvlsi.2003.1183351","type":"proceedings-article","created":{"date-parts":[[2003,10,1]],"date-time":"2003-10-01T10:55:21Z","timestamp":1065005721000},"page":"35-44","source":"Crossref","is-referenced-by-count":2,"title":["Power comparison of throughput optimized IC busses"],"prefix":"10.1109","author":[{"given":"E.","family":"Malley","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Salinas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Ismail","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Pileggi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"On the Efficacy of Simplified 2D On-Chip Inductance Models","author":"lin","year":"2002","journal-title":"Proc DAC"},{"key":"ref11","first-page":"512","article-title":"Globally Asynchronous, Locally Synchronous Architecture for Large, High Performance ASICs","author":"mieneke","year":"1999","journal-title":"Proc ISCAS"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"732","DOI":"10.1145\/277044.277227","article-title":"Reducing power in high-performance microprocessors","author":"tiwari","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"journal-title":"Rev C","article-title":"HCMOS9_GP Design Rules Manual: 0.13 Micron CMOS Process","year":"2001","key":"ref13"},{"year":"0","key":"ref4"},{"year":"2001","key":"ref3","article-title":"International Technology Roadmap for Semiconductors"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2001.914068"},{"year":"0","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/22.310584"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/43.97624"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998357"},{"key":"ref1","first-page":"238","article-title":"A 1.1 Ghz First 64B Generation Z900 Microprocessor","author":"curran","year":"2001","journal-title":"IEEE International Solid-State Circuits Conference"},{"key":"ref9","article-title":"Throughput-Driven IC Communication Fabric Synthesis","author":"tao","year":"2002","journal-title":"Submitted to ICC"}],"event":{"name":"IEEE Computer Society Annual Symposium on VLSI. New Trends and Technologies for VLSI Systems Design. ISVLSI 2003","acronym":"ISVLSI-03","location":"Tampa, FL, USA"},"container-title":["IEEE Computer Society Annual Symposium on VLSI, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8431\/26555\/01183351.pdf?arnumber=1183351","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T20:57:25Z","timestamp":1497560245000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1183351\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/isvlsi.2003.1183351","relation":{},"subject":[]}}