{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T14:46:07Z","timestamp":1729608367971,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isvlsi.2003.1183367","type":"proceedings-article","created":{"date-parts":[[2003,10,1]],"date-time":"2003-10-01T10:55:21Z","timestamp":1065005721000},"page":"155-160","source":"Crossref","is-referenced-by-count":0,"title":["Low power test set embedding based on phase shifters"],"prefix":"10.1109","author":[{"given":"M.","family":"Bellos","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Kagaris","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Nikolos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639699"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2000.838871"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2001.923454"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008331029249"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843823"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894260"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"1175","DOI":"10.1109\/43.875312","article-title":"Automated Synthesis of Phase Shifters for Built-In Self-Test Applications","volume":"19","author":"raj","year":"2000","journal-title":"IEEE Trans CAD"},{"key":"ref17","first-page":"93","article-title":"ATALANTA: An efficient ATPG for combinational circuits","author":"lee","year":"1993","journal-title":"Dept of Elect Eng Virginia Polytechnic Inst and State Univ Blacksburg VA USA Tech Rep"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/12.545970"},{"key":"ref3","first-page":"35","article-title":"Store and Generate Built-In Testing Approach","author":"agarwal","year":"1981","journal-title":"Proc Int'l Symp Fault-Tolerant Computing"},{"key":"ref6","first-page":"529","article-title":"On Using Twisted-Ring Counters for Test Set Embedding in BIST","volume":"17","author":"swaminathan","year":"2001","journal-title":"JETTA"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/43.743738"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-36080-8_12"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1992.232738"},{"key":"ref2","article-title":"Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits","author":"bushnell","year":"2000","journal-title":"Kluwer Academic Publishers"},{"article-title":"Digital Systems Testing and Testable Design","year":"1990","author":"abramovici","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1993.313316"}],"event":{"name":"IEEE Computer Society Annual Symposium on VLSI. New Trends and Technologies for VLSI Systems Design. ISVLSI 2003","acronym":"ISVLSI-03","location":"Tampa, FL, USA"},"container-title":["IEEE Computer Society Annual Symposium on VLSI, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8431\/26555\/01183367.pdf?arnumber=1183367","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T20:57:26Z","timestamp":1497560246000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1183367\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/isvlsi.2003.1183367","relation":{},"subject":[]}}