{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T00:46:56Z","timestamp":1725497216431},"reference-count":10,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isvlsi.2003.1183463","type":"proceedings-article","created":{"date-parts":[[2003,10,1]],"date-time":"2003-10-01T14:55:21Z","timestamp":1065020121000},"page":"193-199","source":"Crossref","is-referenced-by-count":1,"title":["Block-wise extraction of Rent's exponents for an extensible processor"],"prefix":"10.1109","author":[{"given":"T.","family":"Ahonen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Nurmi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Nurmi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Isoaho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1998.144268"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1147\/rd.394.0383"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/92.831439"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1979.1084635"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5561-2"},{"key":"ref8","first-page":"456","article-title":"IP-Reusable 32-Bit VLIW Rise Core","author":"campi","year":"2001","journal-title":"Proc European Solid-State Circuits Conference"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223159"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1992.276256"},{"key":"ref9","first-page":"10","author":"principe","year":"2000","journal-title":"Neural and Adaptive Systems Fundamentals through Simulations"},{"journal-title":"Circuits Interconnections and Packaging for VLSI","year":"1990","author":"bakoglu","key":"ref1"}],"event":{"name":"IEEE Computer Society Annual Symposium on VLSI. New Trends and Technologies for VLSI Systems Design. ISVLSI 2003","acronym":"ISVLSI-03","location":"Tampa, FL, USA"},"container-title":["IEEE Computer Society Annual Symposium on VLSI, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8431\/26555\/01183463.pdf?arnumber=1183463","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T23:11:04Z","timestamp":1489446664000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1183463\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/isvlsi.2003.1183463","relation":{},"subject":[]}}